From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id E16E9C433EF for ; Mon, 9 May 2022 09:29:13 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:In-Reply-To:MIME-Version:References: Message-ID:Subject:Cc:To:From:Date:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=MtQVPdNl5w1IfK0ZyTo97g+fR4YBF6guZ1JhF5m7x/c=; b=xPaLLrPpPTgd75 pglXShV2uvu3k8KvNDl+oPVSM+xInXFOBd4aEcB5WqPu0abQcpozu5jAAqN24zW/V68SoV7/OFUK5 QX1WHfPoFgOdsCpHV9HP5F9GSo74MZRxfdJRxrIiX/GwqIc8JR3MQXQS3tWi/5rOTOxieNz3/Ph1p klhMNbiNmOnfJV4eER93qomvnXxFSrxaNa15/wIpp2Nz5Z9GrObdVPe9mvKCEN3pXsSb8i20NG2+e QTmu8NiEOran+GOJ5kBB21e2L+5Se07OqxJ0pcr//UGvXDpc9+LTxdzr6jLqBa6bTHkcEYHh3KxHM uhCdze/qX9QCrO6bu6aQ==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1nnzgO-00DRjs-P1; Mon, 09 May 2022 09:28:00 +0000 Received: from wout5-smtp.messagingengine.com ([64.147.123.21]) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1nnzg9-00DRcS-EK for linux-arm-kernel@lists.infradead.org; Mon, 09 May 2022 09:27:46 +0000 Received: from compute5.internal (compute5.nyi.internal [10.202.2.45]) by mailout.west.internal (Postfix) with ESMTP id 85ACD3200914; Mon, 9 May 2022 05:27:43 -0400 (EDT) Received: from mailfrontend1 ([10.202.2.162]) by compute5.internal (MEProxy); Mon, 09 May 2022 05:27:44 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=cerno.tech; h=cc :cc:content-transfer-encoding:content-type:date:date:from:from :in-reply-to:in-reply-to:message-id:mime-version:references :reply-to:sender:subject:subject:to:to; s=fm3; t=1652088463; x= 1652174863; bh=z5peICARyV6gw69WenVqUK4dOs/cJCiJ9yWzJBPFzDE=; b=o kTtnZCT4WeqieMEGPaqyNLWwcEKjRrxPrpCLDclxp7cS6vEKFMSl/pZPO/J5s3EU HBfq1j8IPn+Wj43Gf9lb8Ea05aFlUqt2Uv4PxzRMTjY0H0gfhMs0MSGI6iwNHD6V RKNEnxG6v+6sMcqLEoj4KmE3Xj/JBngzyztnnJHH/1RzhjiCZLzM2d2ePf6NBSu4 GaSK97vIjSwgTCSXZPaVaqhmvlAlM/J/dUuXrQpg5LNC0Ih9QT+/ay/gQ0ERk+Bn ABwkcW9a/E0KorbSyPvPh1DOtz0AkAOBW9iABcUtXO6UrBdpWFwnKtj97XAMdhaA nPQGYggFQEyUceszxNxoQ== DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d= messagingengine.com; h=cc:cc:content-transfer-encoding :content-type:date:date:from:from:in-reply-to:in-reply-to :message-id:mime-version:references:reply-to:sender:subject :subject:to:to:x-me-proxy:x-me-proxy:x-me-sender:x-me-sender :x-sasl-enc; s=fm1; t=1652088463; x=1652174863; bh=z5peICARyV6gw 69WenVqUK4dOs/cJCiJ9yWzJBPFzDE=; b=KUa9Jq29tvqGiT7uEf+FwpGtC4y11 rJ+rPV8FWiaAwDEwWFGzDqWdTP4TtQfMlWTQ7eZnfs/SfkvVHOatLWdqjUapBN2p nNHhd2nlA9lIgV9x2OCMz9qgxi6Ek7RhCMzGexerhOuDeL3jd8JWVntUMTLVeYrk TxXvhA4GcKAVKPF2gv/fKICn+m8hhs8SNPpieaP3MVkllFsOCUnM8K3eDfwscdtT uyT8ASLxb0UMgqJbIyd3907EfjAUpk9t24Ha0Gg+C5bRLNsybR3fc3RlI/tUF+hN ScMsIUn15VzxpaxOFWYVkGFmlYMFQdEGPvYYiBTxBE1Pf3jS8axf25Wtw== X-ME-Sender: X-ME-Received: X-ME-Proxy-Cause: gggruggvucftvghtrhhoucdtuddrgedvfedrfeelgdduhecutefuodetggdotefrodftvf curfhrohhfihhlvgemucfhrghsthforghilhdpqfgfvfdpuffrtefokffrpgfnqfghnecu uegrihhlohhuthemuceftddtnecusecvtfgvtghiphhivghnthhsucdlqddutddtmdenuc fjughrpeffhffvvefukfhfgggtugfgjgesthhqredttddtvdenucfhrhhomhepofgrgihi mhgvucftihhprghrugcuoehmrgigihhmvgestggvrhhnohdrthgvtghhqeenucggtffrrg htthgvrhhnpedutdejgffftdehheetteduhfekgeevgeffteetfeejudfhuddukeefvdeg geeuleenucffohhmrghinhepghhithhhuhgsrdgtohhmnecuvehluhhsthgvrhfuihiivg eptdenucfrrghrrghmpehmrghilhhfrhhomhepmhgrgihimhgvsegtvghrnhhordhtvggt hh X-ME-Proxy: Received: by mail.messagingengine.com (Postfix) with ESMTPA; Mon, 9 May 2022 05:27:42 -0400 (EDT) Date: Mon, 9 May 2022 11:27:40 +0200 From: Maxime Ripard To: qianfanguijin@163.com Cc: linux-sunxi@lists.linux.dev, Rob Herring , Chen-Yu Tsai , Jernej Skrabec , "Rafael J . Wysocki" , Viresh Kumar , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-pm@vger.kernel.org Subject: Re: [PATCH v1] drivers: cpufreq: sun8i-r40: Add cpufreq support Message-ID: <20220509092740.qmpizwxappy77ggc@houat> References: <20220509084853.17068-1-qianfanguijin@163.com> MIME-Version: 1.0 Content-Disposition: inline In-Reply-To: <20220509084853.17068-1-qianfanguijin@163.com> X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20220509_022745_586220_C3CF2210 X-CRM114-Status: GOOD ( 13.73 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org On Mon, May 09, 2022 at 04:48:53PM +0800, qianfanguijin@163.com wrote: > From: qianfan Zhao > > OPP table value is get from allwinner lichee 3.10 kernel. > > Signed-off-by: qianfan Zhao > --- > arch/arm/boot/dts/sun8i-r40.dtsi | 47 ++++++++++++++++++++++++++++ > drivers/cpufreq/cpufreq-dt-platdev.c | 1 + > 2 files changed, 48 insertions(+) > > diff --git a/arch/arm/boot/dts/sun8i-r40.dtsi b/arch/arm/boot/dts/sun8i-r40.dtsi > index 291f4784e86c..90de119095fa 100644 > --- a/arch/arm/boot/dts/sun8i-r40.dtsi > +++ b/arch/arm/boot/dts/sun8i-r40.dtsi > @@ -54,6 +54,41 @@ / { > #size-cells = <1>; > interrupt-parent = <&gic>; > > + cpu0_opp_table: opp_table0 { > + compatible = "operating-points-v2"; > + opp-shared; > + > + opp-720000000 { > + opp-hz = /bits/ 64 <720000000>; > + opp-microvolt = <1000000 1000000 1300000>; > + clock-latency-ns = <2000000>; > + }; > + > + opp-912000000 { > + opp-hz = /bits/ 64 <912000000>; > + opp-microvolt = <1100000 1100000 1300000>; > + clock-latency-ns = <2000000>; > + }; > + > + opp-1008000000 { > + opp-hz = /bits/ 64 <1008000000>; > + opp-microvolt = <1160000 1160000 1300000>; > + clock-latency-ns = <2000000>; > + }; > + > + opp-1104000000 { > + opp-hz = /bits/ 64 <1104000000>; > + opp-microvolt = <1240000 1240000 1300000>; > + clock-latency-ns = <2000000>; > + }; > + > + opp-1200000000 { > + opp-hz = /bits/ 64 <1200000000>; > + opp-microvolt = <1300000 1300000 1300000>; > + clock-latency-ns = <2000000>; > + }; > + }; > + How were these OPPs tested? If you didn't, please test with https://github.com/ssvb/cpuburn-arm/blob/master/cpufreq-ljt-stress-test And report the results Also, U-Boot sets the 1008MHz OPP by default, and the voltage to match. How is this going to play out on device tree where the CPU regulators aren't set? Maxime _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel