From: Mark Brown <broonie@kernel.org>
To: Catalin Marinas <catalin.marinas@arm.com>, Will Deacon <will@kernel.org>
Cc: Mark Rutland <mark.rutland@arm.com>,
Joey Gouly <joey.gouly@arm.com>,
linux-arm-kernel@lists.infradead.org,
Mark Brown <broonie@kernel.org>
Subject: [PATCH v4 23/26] arm64/sysreg: Convert LORC_EL1 to automatic generation
Date: Mon, 20 Jun 2022 13:44:04 +0100 [thread overview]
Message-ID: <20220620124407.482398-24-broonie@kernel.org> (raw)
In-Reply-To: <20220620124407.482398-1-broonie@kernel.org>
Convert LORC_EL1 to automatic register generation as per DDI0487H.a, no
functional changes.
Signed-off-by: Mark Brown <broonie@kernel.org>
---
arch/arm64/include/asm/sysreg.h | 1 -
arch/arm64/tools/sysreg | 7 +++++++
2 files changed, 7 insertions(+), 1 deletion(-)
diff --git a/arch/arm64/include/asm/sysreg.h b/arch/arm64/include/asm/sysreg.h
index 2d844cdbe52c..4b393913be40 100644
--- a/arch/arm64/include/asm/sysreg.h
+++ b/arch/arm64/include/asm/sysreg.h
@@ -407,7 +407,6 @@
#define SYS_MAIR_EL1 sys_reg(3, 0, 10, 2, 0)
#define SYS_AMAIR_EL1 sys_reg(3, 0, 10, 3, 0)
-#define SYS_LORC_EL1 sys_reg(3, 0, 10, 4, 3)
#define SYS_LORID_EL1 sys_reg(3, 0, 10, 4, 7)
#define SYS_VBAR_EL1 sys_reg(3, 0, 12, 0, 0)
diff --git a/arch/arm64/tools/sysreg b/arch/arm64/tools/sysreg
index bbe21a49de24..e3eb40f1e2a3 100644
--- a/arch/arm64/tools/sysreg
+++ b/arch/arm64/tools/sysreg
@@ -533,3 +533,10 @@ Sysreg LORN_EL1 3 0 10 4 2
Res0 63:8
Field 7:0 Num
EndSysreg
+
+Sysreg LORC_EL1 3 0 10 4 3
+Res0 63:10
+Field 9:2 DS
+Res0 1
+Field 0 EN
+EndSysreg
--
2.30.2
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
next prev parent reply other threads:[~2022-06-20 13:06 UTC|newest]
Thread overview: 35+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-06-20 12:43 [PATCH v4 00/26] arm64/sysreg: More system register generation Mark Brown
2022-06-20 12:43 ` [PATCH v4 01/26] arm64/cpuinfo: Restore define for AIVIVT cache type Mark Brown
2022-06-22 11:09 ` Mark Rutland
2022-06-22 12:04 ` Mark Brown
2022-06-23 14:08 ` Mark Rutland
2022-06-23 14:30 ` Mark Brown
2022-06-23 14:36 ` Mark Rutland
2022-06-20 12:43 ` [PATCH v4 02/26] arm64/sysreg: Add LINKER_SCRIPT guards for sysreg.h Mark Brown
2022-06-22 11:11 ` Mark Rutland
2022-06-22 11:19 ` Mark Brown
2022-06-22 15:20 ` Mark Rutland
2022-06-20 12:43 ` [PATCH v4 03/26] arm64/sysreg: Add SYS_FIELD_GET() helper Mark Brown
2022-06-20 12:43 ` [PATCH v4 04/26] arm64/sysreg: Standardise naming for CTR_EL0 fields Mark Brown
2022-06-20 12:43 ` [PATCH v4 05/26] arm64/sysreg: Standardise naming for DCZID_EL0 field names Mark Brown
2022-06-20 12:43 ` [PATCH v4 06/26] arm64/mte: Standardise GMID field name definitions Mark Brown
2022-06-20 12:43 ` [PATCH v4 07/26] arm64/sysreg: Align pointer auth enumeration defines with architecture Mark Brown
2022-06-20 12:43 ` [PATCH v4 08/26] arm64/sysreg: Make BHB clear feature defines match the architecture Mark Brown
2022-06-20 12:43 ` [PATCH v4 09/26] arm64/sysreg: Standardise naming for WFxT defines Mark Brown
2022-06-20 12:43 ` [PATCH v4 10/26] arm64/sysreg: Standardise naming for ID_AA64SMFR0_EL1 enums Mark Brown
2022-06-20 12:43 ` [PATCH v4 11/26] arm64/sysreg: Standardise naming for ID_AA64ZFR0_EL1 fields Mark Brown
2022-06-20 12:43 ` [PATCH v4 12/26] arm64/sysreg: Remove defines for RPRES enumeration Mark Brown
2022-06-20 12:43 ` [PATCH v4 13/26] arm64/sysreg: Add _EL1 into ID_AA64ISAR1_EL1 definition names Mark Brown
2022-06-20 12:43 ` [PATCH v4 14/26] arm64/sysreg: Add _EL1 into ID_AA64ISAR2_EL1 " Mark Brown
2022-06-20 12:43 ` [PATCH v4 15/26] arm64/sysreg: Convert CTR_EL0 to automatic generation Mark Brown
2022-06-20 12:43 ` [PATCH v4 16/26] arm64/sysreg: Convert DCZID_EL0 " Mark Brown
2022-06-20 12:43 ` [PATCH v4 17/26] arm64/sysreg: Convert GMID " Mark Brown
2022-06-20 12:43 ` [PATCH v4 18/26] arm64/sysreg: Convert ID_AA64ISAR1_EL1 " Mark Brown
2022-06-20 12:44 ` [PATCH v4 19/26] arm64/sysreg: Convert ID_AA64ISAR2_EL1 " Mark Brown
2022-06-20 12:44 ` [PATCH v4 20/26] arm64/sysreg: Convert LORSA_EL1 " Mark Brown
2022-06-20 12:44 ` [PATCH v4 21/26] arm64/sysreg: Convert LOREA_EL1 " Mark Brown
2022-06-20 12:44 ` [PATCH v4 22/26] arm64/sysreg: Convert LORN_EL1 " Mark Brown
2022-06-20 12:44 ` Mark Brown [this message]
2022-06-20 12:44 ` [PATCH v4 24/26] arm64/sysreg: Convert LORID_EL1 " Mark Brown
2022-06-20 12:44 ` [PATCH v4 25/26] arm64/sysreg: Convert ID_AA64SMFR0_EL1 " Mark Brown
2022-06-20 12:44 ` [PATCH v4 26/26] arm64/sysreg: Convert ID_AA64ZFR0_EL1 " Mark Brown
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20220620124407.482398-24-broonie@kernel.org \
--to=broonie@kernel.org \
--cc=catalin.marinas@arm.com \
--cc=joey.gouly@arm.com \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=mark.rutland@arm.com \
--cc=will@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).