From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id DE730C433F5 for ; Fri, 30 Sep 2022 19:01:11 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:Message-Id:Date:To:Cc:From:Subject: References:In-Reply-To:MIME-Version:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=LiimQ6sXj6cCcC2OQZczAmZ3LlfXjGmn8R5PO31gFnc=; b=2YKF0VGinjecJJ GzYBoj9a+LtvhSAvS/64aIIPcR77PE/HpcCNtO21LTpBXTBzFm8+5m7ZUwSQ5SrgAjQRkKeyqfVpA Z5WD9olGTgwMgXejAwTWFHzexphE234uD1TM5bNdzjEsWWWE7IzCUL4b7bBMCPYuzhp24BQwxSzPs xjxa9AEsQfn65O8f2NOqa2mD+NZC7ItdwQST2m9Yv8115U18AxMe8nXWCkRgWsgTGeYQABx55lMvU f6gtUJKL2pH3CnHSShaQWDLqmEcb8fXdjs2Aro3WjVtzF3C8hWCGowF3wdsm7Dh9zm6NBEIoOkK8u StZcIh7nhb6QSRXEmYMQ==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1oeLEt-00B6lJ-95; Fri, 30 Sep 2022 18:59:59 +0000 Received: from ams.source.kernel.org ([2604:1380:4601:e00::1]) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1oeLEq-00B6kf-0T; Fri, 30 Sep 2022 18:59:57 +0000 Received: from smtp.kernel.org (relay.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by ams.source.kernel.org (Postfix) with ESMTPS id 8472DB82881; Fri, 30 Sep 2022 18:59:54 +0000 (UTC) Received: by smtp.kernel.org (Postfix) with ESMTPSA id 41810C433C1; Fri, 30 Sep 2022 18:59:53 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1664564393; bh=3QNA3zbxcf7C4eGHXviUTx4Mw2lLcI48VnpwYP8Y8s4=; h=In-Reply-To:References:Subject:From:Cc:To:Date:From; b=aZSaxoh2EQHcxbPxcxRfp25X3CBDogGpi/oGVPkj8agbdJ9P96s1jidhYhAqXmWEy TcykmDM6A+4IG1bMzW2DyIZ5eeBpaw1Aab0BLIodRJUWZMzrQWXIRrYvekX0P4wU16 6FMiMv2Xhv+f+4mwQEDvLyPrpMi74Cdce3dsWVdJSQHi2loO9vNcd15Y3ywbuQRxeq ambIAp0HAGBnCAzsAzPra/gRV8VYhsfeLiOPZWNb/evVLAOg9WqZw9xksARRYH1Va9 MBPcgUspxQh8oPEtdvbE9+Tv5gOPgK+rETIKKMifAPVIqWqiXiXWYz1+Q6gcR4P/hJ 2FHcjYw24WZYg== MIME-Version: 1.0 In-Reply-To: <17c5cc9c-50ea-aeac-04e0-20b6c093c7ec@collabora.com> References: <20220929121031.17523-1-rex-bc.chen@mediatek.com> <17c5cc9c-50ea-aeac-04e0-20b6c093c7ec@collabora.com> Subject: Re: [PATCH v3] reset: mediatek: Move mediatek system clock reset to reset folder From: Stephen Boyd Cc: runyang.chen@mediatek.com, miles.chen@mediatek.com, wenst@chromium.org, nfraprado@collabora.com, linux-kernel@vger.kernel.org, linux-clk@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-mediatek@lists.infradead.org, Project_Global_Chrome_Upstream_Group@mediatek.com To: AngeloGioacchino Del Regno , Bo-Chen Chen , matthias.bgg@gmail.com, mturquette@baylibre.com, p.zabel@pengutronix.de Date: Fri, 30 Sep 2022 11:59:51 -0700 User-Agent: alot/0.10 Message-Id: <20220930185953.41810C433C1@smtp.kernel.org> X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20220930_115956_237862_10F95E13 X-CRM114-Status: GOOD ( 22.38 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Quoting AngeloGioacchino Del Regno (2022-09-29 05:50:38) > I've just analyzed this idea a bit more, and there's the outcome. > > This driver would be fine, if some MediaTek SoCs weren't shipped with > a bootloader that supports only very small kernels... because then, if > the reset controller is not available at boot time, it's unlikely that > you can probe the eMMC or the uSD, so it won't be possible to actually > compile this driver as a module and load it afterwards. > > Please don't misunderstand me: I like the idea of having the MediaTek > SoC sysclk reset controller as a ... reset controller driver but, to > make that work, one fundamental issue must be solved... > > If the kernel is configured for, let's say, MT2701 and MT2712, we're > always building in reset controller support for MT7622, 7629, 8135, 8173, > 8183, 8186, 8192, 8195 - and this list will grow with MT8188, and others. > > Obviously, it's useless to have support for, say, MT7622, if the MT7622 > system clock controllers aren't built-in, nor modules. > > So, to make this idea to work, we have to find a way to: > 1. Build in support only for the required SoC(s) Use Kconfig > 2. Put the reset index mapping arrays in SoC-specific files, or this > single file driver will see an exponential growth. Split the reset driver into different files compiled for different SoCs based on the SoC Kconfig made in step 1. > > Wrapping it up - as the driver is right now - we're losing flexibility: > we need to maintain the current flexibility while keeping the improvements > that are made with this proposal. > > Ideas? > It should work and your concerns are alleviated? _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel