* [PATCH] arm64: dts: imx8mp: move PCIe controller clock config to SoC dtsi
@ 2022-12-16 19:59 Lucas Stach
2022-12-17 8:21 ` Hongxing Zhu
2023-01-01 2:43 ` Shawn Guo
0 siblings, 2 replies; 3+ messages in thread
From: Lucas Stach @ 2022-12-16 19:59 UTC (permalink / raw)
To: Shawn Guo
Cc: Pengutronix Kernel Team, NXP Linux Team, Tim Harvey, devicetree,
linux-arm-kernel, patchwork-lst
The only difference in PCIe clock configuration between boards is how
the PCIe reference clock is generated. The refclock configuration is
fully contained in the PCIe PHY node, so the PCIe controller clocks
can be set up in the SoC dtsi, as there is no reason for any board to
use a different configuration.
Signed-off-by: Lucas Stach <l.stach@pengutronix.de>
---
arch/arm64/boot/dts/freescale/imx8mp-evk.dts | 7 -------
arch/arm64/boot/dts/freescale/imx8mp-venice-gw74xx.dts | 7 -------
arch/arm64/boot/dts/freescale/imx8mp.dtsi | 7 +++++++
3 files changed, 7 insertions(+), 14 deletions(-)
diff --git a/arch/arm64/boot/dts/freescale/imx8mp-evk.dts b/arch/arm64/boot/dts/freescale/imx8mp-evk.dts
index e2e1898d3d12..faed1d179238 100644
--- a/arch/arm64/boot/dts/freescale/imx8mp-evk.dts
+++ b/arch/arm64/boot/dts/freescale/imx8mp-evk.dts
@@ -400,13 +400,6 @@ &pcie {
pinctrl-names = "default";
pinctrl-0 = <&pinctrl_pcie0>;
reset-gpio = <&gpio2 7 GPIO_ACTIVE_LOW>;
- clocks = <&clk IMX8MP_CLK_HSIO_ROOT>,
- <&clk IMX8MP_CLK_PCIE_ROOT>,
- <&clk IMX8MP_CLK_HSIO_AXI>;
- clock-names = "pcie", "pcie_aux", "pcie_bus";
- assigned-clocks = <&clk IMX8MP_CLK_PCIE_AUX>;
- assigned-clock-rates = <10000000>;
- assigned-clock-parents = <&clk IMX8MP_SYS_PLL2_50M>;
vpcie-supply = <®_pcie0>;
status = "okay";
};
diff --git a/arch/arm64/boot/dts/freescale/imx8mp-venice-gw74xx.dts b/arch/arm64/boot/dts/freescale/imx8mp-venice-gw74xx.dts
index ceeca4966fc5..007dd85fa086 100644
--- a/arch/arm64/boot/dts/freescale/imx8mp-venice-gw74xx.dts
+++ b/arch/arm64/boot/dts/freescale/imx8mp-venice-gw74xx.dts
@@ -593,13 +593,6 @@ &pcie {
pinctrl-names = "default";
pinctrl-0 = <&pinctrl_pcie0>;
reset-gpio = <&gpio2 17 GPIO_ACTIVE_LOW>;
- clocks = <&clk IMX8MP_CLK_HSIO_ROOT>,
- <&clk IMX8MP_CLK_PCIE_ROOT>,
- <&clk IMX8MP_CLK_HSIO_AXI>;
- clock-names = "pcie", "pcie_aux", "pcie_bus";
- assigned-clocks = <&clk IMX8MP_CLK_PCIE_AUX>;
- assigned-clock-rates = <10000000>;
- assigned-clock-parents = <&clk IMX8MP_SYS_PLL2_50M>;
status = "okay";
};
diff --git a/arch/arm64/boot/dts/freescale/imx8mp.dtsi b/arch/arm64/boot/dts/freescale/imx8mp.dtsi
index 7a6e6221f421..4ef36ebc6bfe 100644
--- a/arch/arm64/boot/dts/freescale/imx8mp.dtsi
+++ b/arch/arm64/boot/dts/freescale/imx8mp.dtsi
@@ -1183,6 +1183,13 @@ pcie: pcie@33800000 {
compatible = "fsl,imx8mp-pcie";
reg = <0x33800000 0x400000>, <0x1ff00000 0x80000>;
reg-names = "dbi", "config";
+ clocks = <&clk IMX8MP_CLK_HSIO_ROOT>,
+ <&clk IMX8MP_CLK_PCIE_ROOT>,
+ <&clk IMX8MP_CLK_HSIO_AXI>;
+ clock-names = "pcie", "pcie_aux", "pcie_bus";
+ assigned-clocks = <&clk IMX8MP_CLK_PCIE_AUX>;
+ assigned-clock-rates = <10000000>;
+ assigned-clock-parents = <&clk IMX8MP_SYS_PLL2_50M>;
#address-cells = <3>;
#size-cells = <2>;
device_type = "pci";
--
2.30.2
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
^ permalink raw reply related [flat|nested] 3+ messages in thread* RE: [PATCH] arm64: dts: imx8mp: move PCIe controller clock config to SoC dtsi
2022-12-16 19:59 [PATCH] arm64: dts: imx8mp: move PCIe controller clock config to SoC dtsi Lucas Stach
@ 2022-12-17 8:21 ` Hongxing Zhu
2023-01-01 2:43 ` Shawn Guo
1 sibling, 0 replies; 3+ messages in thread
From: Hongxing Zhu @ 2022-12-17 8:21 UTC (permalink / raw)
To: Lucas Stach, Shawn Guo
Cc: Pengutronix Kernel Team, dl-linux-imx, tharvey@gateworks.com,
devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org,
patchwork-lst@pengutronix.de
> -----Original Message-----
> From: Lucas Stach <l.stach@pengutronix.de>
> Sent: 2022年12月17日 4:00
> To: Shawn Guo <shawnguo@kernel.org>
> Cc: Pengutronix Kernel Team <kernel@pengutronix.de>; dl-linux-imx
> <linux-imx@nxp.com>; tharvey@gateworks.com; devicetree@vger.kernel.org;
> linux-arm-kernel@lists.infradead.org; patchwork-lst@pengutronix.de
> Subject: [PATCH] arm64: dts: imx8mp: move PCIe controller clock config to SoC
> dtsi
>
> The only difference in PCIe clock configuration between boards is how the PCIe
> reference clock is generated. The refclock configuration is fully contained in
> the PCIe PHY node, so the PCIe controller clocks can be set up in the SoC dtsi,
> as there is no reason for any board to use a different configuration.
>
> Signed-off-by: Lucas Stach <l.stach@pengutronix.de>
Agree.
Reviewed-by: Richard Zhu <hongxing.zhu@nxp.com>
Best Regards
Richard Zhu
> ---
> arch/arm64/boot/dts/freescale/imx8mp-evk.dts | 7 -------
> arch/arm64/boot/dts/freescale/imx8mp-venice-gw74xx.dts | 7 -------
> arch/arm64/boot/dts/freescale/imx8mp.dtsi | 7 +++++++
> 3 files changed, 7 insertions(+), 14 deletions(-)
>
> diff --git a/arch/arm64/boot/dts/freescale/imx8mp-evk.dts
> b/arch/arm64/boot/dts/freescale/imx8mp-evk.dts
> index e2e1898d3d12..faed1d179238 100644
> --- a/arch/arm64/boot/dts/freescale/imx8mp-evk.dts
> +++ b/arch/arm64/boot/dts/freescale/imx8mp-evk.dts
> @@ -400,13 +400,6 @@ &pcie {
> pinctrl-names = "default";
> pinctrl-0 = <&pinctrl_pcie0>;
> reset-gpio = <&gpio2 7 GPIO_ACTIVE_LOW>;
> - clocks = <&clk IMX8MP_CLK_HSIO_ROOT>,
> - <&clk IMX8MP_CLK_PCIE_ROOT>,
> - <&clk IMX8MP_CLK_HSIO_AXI>;
> - clock-names = "pcie", "pcie_aux", "pcie_bus";
> - assigned-clocks = <&clk IMX8MP_CLK_PCIE_AUX>;
> - assigned-clock-rates = <10000000>;
> - assigned-clock-parents = <&clk IMX8MP_SYS_PLL2_50M>;
> vpcie-supply = <®_pcie0>;
> status = "okay";
> };
> diff --git a/arch/arm64/boot/dts/freescale/imx8mp-venice-gw74xx.dts
> b/arch/arm64/boot/dts/freescale/imx8mp-venice-gw74xx.dts
> index ceeca4966fc5..007dd85fa086 100644
> --- a/arch/arm64/boot/dts/freescale/imx8mp-venice-gw74xx.dts
> +++ b/arch/arm64/boot/dts/freescale/imx8mp-venice-gw74xx.dts
> @@ -593,13 +593,6 @@ &pcie {
> pinctrl-names = "default";
> pinctrl-0 = <&pinctrl_pcie0>;
> reset-gpio = <&gpio2 17 GPIO_ACTIVE_LOW>;
> - clocks = <&clk IMX8MP_CLK_HSIO_ROOT>,
> - <&clk IMX8MP_CLK_PCIE_ROOT>,
> - <&clk IMX8MP_CLK_HSIO_AXI>;
> - clock-names = "pcie", "pcie_aux", "pcie_bus";
> - assigned-clocks = <&clk IMX8MP_CLK_PCIE_AUX>;
> - assigned-clock-rates = <10000000>;
> - assigned-clock-parents = <&clk IMX8MP_SYS_PLL2_50M>;
> status = "okay";
> };
>
> diff --git a/arch/arm64/boot/dts/freescale/imx8mp.dtsi
> b/arch/arm64/boot/dts/freescale/imx8mp.dtsi
> index 7a6e6221f421..4ef36ebc6bfe 100644
> --- a/arch/arm64/boot/dts/freescale/imx8mp.dtsi
> +++ b/arch/arm64/boot/dts/freescale/imx8mp.dtsi
> @@ -1183,6 +1183,13 @@ pcie: pcie@33800000 {
> compatible = "fsl,imx8mp-pcie";
> reg = <0x33800000 0x400000>, <0x1ff00000 0x80000>;
> reg-names = "dbi", "config";
> + clocks = <&clk IMX8MP_CLK_HSIO_ROOT>,
> + <&clk IMX8MP_CLK_PCIE_ROOT>,
> + <&clk IMX8MP_CLK_HSIO_AXI>;
> + clock-names = "pcie", "pcie_aux", "pcie_bus";
> + assigned-clocks = <&clk IMX8MP_CLK_PCIE_AUX>;
> + assigned-clock-rates = <10000000>;
> + assigned-clock-parents = <&clk IMX8MP_SYS_PLL2_50M>;
> #address-cells = <3>;
> #size-cells = <2>;
> device_type = "pci";
> --
> 2.30.2
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
^ permalink raw reply [flat|nested] 3+ messages in thread* Re: [PATCH] arm64: dts: imx8mp: move PCIe controller clock config to SoC dtsi
2022-12-16 19:59 [PATCH] arm64: dts: imx8mp: move PCIe controller clock config to SoC dtsi Lucas Stach
2022-12-17 8:21 ` Hongxing Zhu
@ 2023-01-01 2:43 ` Shawn Guo
1 sibling, 0 replies; 3+ messages in thread
From: Shawn Guo @ 2023-01-01 2:43 UTC (permalink / raw)
To: Lucas Stach
Cc: Pengutronix Kernel Team, NXP Linux Team, Tim Harvey, devicetree,
linux-arm-kernel, patchwork-lst
On Fri, Dec 16, 2022 at 08:59:32PM +0100, Lucas Stach wrote:
> The only difference in PCIe clock configuration between boards is how
> the PCIe reference clock is generated. The refclock configuration is
> fully contained in the PCIe PHY node, so the PCIe controller clocks
> can be set up in the SoC dtsi, as there is no reason for any board to
> use a different configuration.
>
> Signed-off-by: Lucas Stach <l.stach@pengutronix.de>
Applied, thanks!
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
^ permalink raw reply [flat|nested] 3+ messages in thread
end of thread, other threads:[~2023-01-01 2:44 UTC | newest]
Thread overview: 3+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2022-12-16 19:59 [PATCH] arm64: dts: imx8mp: move PCIe controller clock config to SoC dtsi Lucas Stach
2022-12-17 8:21 ` Hongxing Zhu
2023-01-01 2:43 ` Shawn Guo
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).