From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id EDE8BC7618E for ; Fri, 21 Apr 2023 19:07:14 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:In-Reply-To:MIME-Version:References: Message-ID:Subject:Cc:To:From:Date:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=d0jeNA8Vkm1sjkNPOZbKSC2YQZde2v+iFlcKq7lR2VA=; b=VV8V+ijB/KrNw5 tTs20Zs1g+GRoM8dxKmfY3NA0zKV69tM499Z/f3PfhNAhGycCKoj02P1z/3frxN2UryXjv3klqjEw kdEwMw9l87ujTaMdw4gN9li33+FNrMjWSLvmOodKuCDJSD6ST+d5INwFRT38xXIjb9VfGoIh7Piiz OV/Rh+cByM8LiSStuVBIwBOk7ebyPM/5CoNkUUdl4dsiF7px2tY51AcduEswWJ9Na+LXv0mcs/qI2 FLFWQQpioX7D71uPUVXZrXazdUe9vgWuiDOmNljRpfDIC87ShjCqdoQoIataIB9hdPP+pgR/Ce5rQ N5aSrUK5Uw0PH2BZVEqg==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.96 #2 (Red Hat Linux)) id 1ppw5S-00BhBM-0M; Fri, 21 Apr 2023 19:06:26 +0000 Received: from mail-oo1-f47.google.com ([209.85.161.47]) by bombadil.infradead.org with esmtps (Exim 4.96 #2 (Red Hat Linux)) id 1ppw5O-00BhA9-2N for linux-arm-kernel@lists.infradead.org; Fri, 21 Apr 2023 19:06:24 +0000 Received: by mail-oo1-f47.google.com with SMTP id 006d021491bc7-5424b046c6bso725413eaf.1 for ; Fri, 21 Apr 2023 12:06:19 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20221208; t=1682103979; x=1684695979; h=in-reply-to:content-disposition:mime-version:references:message-id :subject:cc:to:from:date:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to; bh=5pqirlEvDBne12SNCMvm3Cwckv9i8GARXXxJpO+IzUY=; b=L3Nc3xNDfN1souAdldlgha1kzlXcvVveuoE+nqphMAXZJb9JNEdNaXtzqACA014kkd jUAXIkvdkamX/QfN2TzPVsMzhx1k1SFTXHDwGjw4MA0O1pv3UGhwcWAuqzkaxXGJoAcP 9pbN3dCBn/1s1uvfDPJ2NSfVSwUC1X2FW0h4diO7QevzWDhRoNvatMac5j32+1l3MSm5 G4du6dB6Px8k/GygdPI5vO1UIQ4ewm5UTIP16dBKdVskIOYXCKySHHnLu9nXn2GF8GWX rfaiuPz/RGOUbRQtswgMj0J3j1PX4Iu+ZsKzYv/XR4RleJVOsMo+V+e59JZ2JnwOlC17 k3fg== X-Gm-Message-State: AAQBX9eIlNLg+HCSBXF2yMZCw+f56p3pO4Zz3R2mWWMYcSDTtN5wNXQN 6pLzSN31JSMwIbiXuZkq0PMP1CV8+Q== X-Google-Smtp-Source: AKy350bR6ad3+EXG60O9FXY2Yi0auusUvcr2/JUhOsUv8WTPB8Qm7b2lJqmin3zrKdLd5L4FZ2h3oQ== X-Received: by 2002:a05:6808:347:b0:389:4c8c:d069 with SMTP id j7-20020a056808034700b003894c8cd069mr3217997oie.57.1682103978711; Fri, 21 Apr 2023 12:06:18 -0700 (PDT) Received: from robh_at_kernel.org (66-90-144-107.dyn.grandenetworks.net. [66.90.144.107]) by smtp.gmail.com with ESMTPSA id r84-20020acada57000000b003895430852dsm1886508oig.54.2023.04.21.12.06.18 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 21 Apr 2023 12:06:18 -0700 (PDT) Received: (nullmailer pid 1628564 invoked by uid 1000); Fri, 21 Apr 2023 19:06:17 -0000 Date: Fri, 21 Apr 2023 14:06:17 -0500 From: Rob Herring To: Neha Malcom Francis Cc: krzysztof.kozlowski+dt@linaro.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, nm@ti.com, vigneshr@ti.com, u-kumar1@ti.com Subject: Re: [PATCH v2 1/3] dt-bindings: misc: esm: Add ESM support for TI K3 devices Message-ID: <20230421190617.GA1626748-robh@kernel.org> References: <20230419092559.673869-1-n-francis@ti.com> <20230419092559.673869-2-n-francis@ti.com> MIME-Version: 1.0 Content-Disposition: inline In-Reply-To: <20230419092559.673869-2-n-francis@ti.com> X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20230421_120622_773645_25433DBB X-CRM114-Status: GOOD ( 20.66 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org On Wed, Apr 19, 2023 at 02:55:57PM +0530, Neha Malcom Francis wrote: > Document the binding for TI K3 ESM (Error Signaling Module) block. > > Signed-off-by: Neha Malcom Francis > --- > .../bindings/hwmon/ti,j721e-esm.yaml | 55 +++++++++++++++++++ > 1 file changed, 55 insertions(+) > create mode 100644 Documentation/devicetree/bindings/hwmon/ti,j721e-esm.yaml > > diff --git a/Documentation/devicetree/bindings/hwmon/ti,j721e-esm.yaml b/Documentation/devicetree/bindings/hwmon/ti,j721e-esm.yaml > new file mode 100644 > index 000000000000..7b23ac7cb3ba > --- /dev/null > +++ b/Documentation/devicetree/bindings/hwmon/ti,j721e-esm.yaml > @@ -0,0 +1,55 @@ > +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) > +# Copyright (C) 2022 Texas Instruments Incorporated > +%YAML 1.2 > +--- > +$id: http://devicetree.org/schemas/hwmon/ti,j721e-esm.yaml# > +$schema: http://devicetree.org/meta-schemas/core.yaml# > + > +title: Texas Instruments K3 ESM > + > +maintainers: > + - Neha Malcom Francis > + > +description: > + The ESM (Error Signaling Module) is an IP block on TI K3 devices > + that allows handling of safety events somewhat similar to what interrupt > + controller would do. The safety signals have their separate paths within > + the SoC, and they are handled by the ESM, which routes them to the proper > + destination, which can be system reset, interrupt controller, etc. In the > + simplest configuration the signals are just routed to reset the SoC. > + > +properties: > + compatible: > + const: ti,j721e-esm > + > + reg: > + items: > + - description: the ESM register set That's kind of obvious... Just 'maxItems: 1' is sufficient here. > + > + ti,esm-pins: > + $ref: /schemas/types.yaml#/definitions/uint32-array > + description: > + integer array of ESM interrupt pins to route to external event pin > + which can be used to reset the SoC. > + minItems: 1 > + maxItems: 255 > + > +additionalProperties: false > + > +required: > + - compatible > + - reg > + - ti,esm-pins > + > +examples: > + - | > + cbass_main { > + #address-cells = <2>; > + #size-cells = <2>; > + > + esm@700000 { > + compatible = "ti,j721e-esm"; > + reg = <0x0 0x700000 0x0 0x1000>; > + ti,esm-pins = <344>, <345>; > + }; > + }; > -- > 2.34.1 > _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel