From: Joey Gouly <joey.gouly@arm.com>
To: <linux-arm-kernel@lists.infradead.org>,
Mark Rutland <mark.rutland@arm.com>
Cc: <nd@arm.com>, Joey Gouly <joey.gouly@arm.com>
Subject: [PATCH v2 2/2] aarch64: enable Permission Indirection Extension
Date: Fri, 16 Jun 2023 17:00:36 +0100 [thread overview]
Message-ID: <20230616160036.3825473-2-joey.gouly@arm.com> (raw)
In-Reply-To: <20230616160036.3825473-1-joey.gouly@arm.com>
Allow lower ELs to access the registers associated with the Permission
Indirection Extension.
Signed-off-by: Joey Gouly <joey.gouly@arm.com>
---
arch/aarch64/include/asm/cpu.h | 5 +++++
arch/aarch64/init.c | 13 +++++++++++++
2 files changed, 18 insertions(+)
diff --git a/arch/aarch64/include/asm/cpu.h b/arch/aarch64/include/asm/cpu.h
index 0213d53..d1f8fd9 100644
--- a/arch/aarch64/include/asm/cpu.h
+++ b/arch/aarch64/include/asm/cpu.h
@@ -55,6 +55,7 @@
#define SCR_EL3_HXEn BIT(38)
#define SCR_EL3_EnTP2 BIT(41)
#define SCR_EL3_TCR2EN BIT(43)
+#define SCR_EL3_PIEN BIT(45)
#define HCR_EL2_RES1 BIT(1)
@@ -78,6 +79,10 @@
#define ID_AA64MMFR1_EL1_HCX BITS(43, 40)
#define ID_AA64MMFR3_EL1_TCRX BITS(4, 0)
+#define ID_AA64MMFR3_EL1_S1PIE BITS(11, 8)
+#define ID_AA64MMFR3_EL1_S2PIE BITS(15, 12)
+#define ID_AA64MMFR3_EL1_S1POE BITS(19, 16)
+#define ID_AA64MMFR3_EL1_S2POE BITS(23, 20)
#define ID_AA64PFR1_EL1_MTE BITS(11, 8)
#define ID_AA64PFR1_EL1_SME BITS(27, 24)
diff --git a/arch/aarch64/init.c b/arch/aarch64/init.c
index e09e050..c4e91e4 100644
--- a/arch/aarch64/init.c
+++ b/arch/aarch64/init.c
@@ -42,6 +42,16 @@ static inline bool cpu_has_pauth(void)
(mrs(ID_AA64ISAR2_EL1) & isar2_pauth);
}
+static inline bool cpu_has_permission_indirection(void)
+{
+ const unsigned long mask = ID_AA64MMFR3_EL1_S1PIE |
+ ID_AA64MMFR3_EL1_S2PIE |
+ ID_AA64MMFR3_EL1_S1POE |
+ ID_AA64MMFR3_EL1_S2POE;
+
+ return mrs(ID_AA64MMFR3_EL1) & mask;
+}
+
void cpu_init_el3(void)
{
unsigned long scr = SCR_EL3_RES1 | SCR_EL3_NS | SCR_EL3_HCE;
@@ -70,6 +80,9 @@ void cpu_init_el3(void)
msr(TCR2_EL1, 0);
}
+ if (cpu_has_permission_indirection())
+ scr |= SCR_EL3_PIEN;
+
if (mrs_field(ID_AA64PFR1_EL1, MTE) >= 2)
scr |= SCR_EL3_ATA;
--
2.25.1
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
next prev parent reply other threads:[~2023-06-16 16:01 UTC|newest]
Thread overview: 3+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-06-16 16:00 [PATCH v2 1/2] aarch64: enable access to TCR2_ELx Joey Gouly
2023-06-16 16:00 ` Joey Gouly [this message]
2023-06-19 8:39 ` Mark Rutland
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20230616160036.3825473-2-joey.gouly@arm.com \
--to=joey.gouly@arm.com \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=mark.rutland@arm.com \
--cc=nd@arm.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox