From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 4551DEDE990 for ; Thu, 14 Sep 2023 08:29:09 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender:Content-Type: List-Subscribe:List-Help:List-Post:List-Archive:List-Unsubscribe:List-Id: In-Reply-To:MIME-Version:References:Message-ID:Subject:CC:To:From:Date: Reply-To:Content-Transfer-Encoding:Content-ID:Content-Description:Resent-Date :Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=EFi2q2dJ06CsxUIwFL48gAPO0kfKRPlSflAMpWGE39w=; b=N+EpA7jDjrsQEsz0zEM+2Uqr3E QLLxwU4bK0K5EtKrUy1LBdu3fUx2d7FwjZLRwwXjP6YCzNE3ZXL9pS5q/I3sTqgJLyvEGXC90CgZ/ 7OkajZ2Lp289f5itKCIlYBEOrOlLGSUHeqrvEPZl5vUw0Shsnm7uvg6f8fVNt33kTtPauJirvA79e XGtUlY3jSALcKjPplOMW0XHATLnlVnh8ak4vyoFCINcSU39e+9thBDbS9zdkb9EM7yS3AS9XWgvTv LbiX3rgnAj59WTSNHhpQ+5O1R/LsLySBy8haWOvvZY4IuJfL2+2dj8zKprVZ+3jzbVPVnZs7/HWZP wbsmN/EQ==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.96 #2 (Red Hat Linux)) id 1qghiK-007hpx-2n; Thu, 14 Sep 2023 08:28:40 +0000 Received: from esa.microchip.iphmx.com ([68.232.153.233]) by bombadil.infradead.org with esmtps (Exim 4.96 #2 (Red Hat Linux)) id 1qghiH-007hnQ-1V for linux-arm-kernel@lists.infradead.org; Thu, 14 Sep 2023 08:28:39 +0000 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1694680117; x=1726216117; h=date:from:to:cc:subject:message-id:references: mime-version:in-reply-to; bh=roWlGnT9qXoGtpAtkzOsIWpYJXVJh50Qfw7TwKQYtEc=; b=eYzCOco4sqs7Tq656lSVRxaeD7QooTOVXvbObdU08XEzUDmORXVag8gk 20rIGeAAcQelMj4IdfzLuNtvIEmOHulfrWrkFhXCdB3nU07JSzxORhWQ+ 4z+TIk8yDR3hvxKJtppytoqCpnrObHDq40E2ngZ/cXO3eCHWz4XDvN9r7 iNp0eKFibEIU5U/dWLgoYhmC6etib3e3w9VkcUN3EnxIKapPTZiT4CDlG o1zuavOyugSVk0NKzBhuRmEbXgbrTaWN8D2QBZE/GthgknSJC5ynczG0q V+F02xE2SZWPtlX2YodUUZlOoUduu0Id5yelI2jXLpEKEvm8T1hEalQ29 A==; X-CSE-ConnectionGUID: 0Epypo0mRQiiNowIGor1Dw== X-CSE-MsgGUID: Voy0eCOwRVCw9BykXW+3QQ== X-ThreatScanner-Verdict: Negative X-IronPort-AV: E=Sophos;i="6.02,145,1688454000"; d="asc'?scan'208";a="4624641" X-Amp-Result: UNKNOWN X-Amp-Original-Verdict: FILE UNKNOWN Received: from unknown (HELO email.microchip.com) ([170.129.1.10]) by esa3.microchip.iphmx.com with ESMTP/TLS/ECDHE-RSA-AES128-GCM-SHA256; 14 Sep 2023 01:28:33 -0700 Received: from chn-vm-ex03.mchp-main.com (10.10.85.151) by chn-vm-ex02.mchp-main.com (10.10.85.144) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.21; Thu, 14 Sep 2023 01:28:28 -0700 Received: from wendy (10.10.85.11) by chn-vm-ex03.mchp-main.com (10.10.85.151) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.21 via Frontend Transport; Thu, 14 Sep 2023 01:28:26 -0700 Date: Thu, 14 Sep 2023 09:28:09 +0100 From: Conor Dooley To: Romain Perier CC: Conor Dooley , Alessandro Zummo , Alexandre Belloni , Daniel Palmer , Rob Herring , Krzysztof Kozlowski , Conor Dooley , , , , Subject: Re: [PATCH v2 2/3] dt-bindings: rtc: Add Mstar SSD202D RTC Message-ID: <20230914-coagulant-unbroken-2461d32274a1@wendy> References: <20230913151606.69494-1-romain.perier@gmail.com> <20230913151606.69494-3-romain.perier@gmail.com> <20230913-depress-bootlace-6b88bfd83966@spud> MIME-Version: 1.0 In-Reply-To: X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20230914_012837_545747_8B698965 X-CRM114-Status: GOOD ( 28.28 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: multipart/mixed; boundary="===============7615301152240162432==" Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org --===============7615301152240162432== Content-Type: multipart/signed; micalg=pgp-sha256; protocol="application/pgp-signature"; boundary="Z3TM0xmB8F8fFNyu" Content-Disposition: inline --Z3TM0xmB8F8fFNyu Content-Type: text/plain; charset=iso-8859-1 Content-Disposition: inline Content-Transfer-Encoding: quoted-printable On Thu, Sep 14, 2023 at 09:08:52AM +0200, Romain Perier wrote: > Le mer. 13 sept. 2023 =E0 20:30, Conor Dooley a =E9cri= t : > > > > On Wed, Sep 13, 2023 at 05:16:05PM +0200, Romain Perier wrote: > > > Add YAML bindings for Mstar SSD202D RTC. > > > > > > Signed-off-by: Romain Perier > > > --- > > > .../bindings/rtc/mstar,ssd202d-rtc.yaml | 35 +++++++++++++++++= ++ > > > 1 file changed, 35 insertions(+) > > > create mode 100644 Documentation/devicetree/bindings/rtc/mstar,ssd20= 2d-rtc.yaml > > > > > > diff --git a/Documentation/devicetree/bindings/rtc/mstar,ssd202d-rtc.= yaml b/Documentation/devicetree/bindings/rtc/mstar,ssd202d-rtc.yaml > > > new file mode 100644 > > > index 000000000000..4c1f22ef5a2c > > > --- /dev/null > > > +++ b/Documentation/devicetree/bindings/rtc/mstar,ssd202d-rtc.yaml > > > @@ -0,0 +1,35 @@ > > > +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) > > > +%YAML 1.2 > > > +--- > > > +$id: http://devicetree.org/schemas/rtc/mstar,ssd202d-rtc.yaml# > > > +$schema: http://devicetree.org/meta-schemas/core.yaml# > > > + > > > +title: Mstar SSD202D Real Time Clock > > > + > > > +maintainers: > > > + - Daniel Palmer > > > + - Romain Perier > > > + > > > +allOf: > > > + - $ref: rtc.yaml# > > > + > > > +properties: > > > + compatible: > > > + enum: > > > + - mstar,ssd202d-rtc > > > + reg: > > > + maxItems: 1 > > > + > > > +required: > > > + - compatible > > > + - reg > > >=20 > Hi, >=20 > > So, this seems fine to me in isolation, but isn't this now the sort of > > thing that can be documented in trivial-rtc.yaml? > > Its only got compatible & reg, which seems to fit the bill for that. > > >=20 > With the current state, it might make sense. However, currently, the > RTC hw block is mostly > reverse-engineered, the driver is not complete yet, things like > external irq or wakeup irq might arrive later (once we know how it is > wired up and used). > So the content of the dt-bindings might change and differ from a > simple "compatible & reg" requirement. It's always possible to move from that to a fully fledged binding at a later date. re: interrupts, trivial-rtc permits a single interrupt, so it'd still be suitable if the device only has one. Thanks, Conor. --Z3TM0xmB8F8fFNyu Content-Type: application/pgp-signature; name="signature.asc" -----BEGIN PGP SIGNATURE----- iHUEABYIAB0WIQRh246EGq/8RLhDjO14tDGHoIJi0gUCZQLECwAKCRB4tDGHoIJi 0pu6AQD2ucgR+eH+NSCd5kvfLabzmbKVdIBcnk+QkMQkd6pYGgEAqa7B3GUoWvLc uJq535ai/pRZRPZU3J03nvuLbgk16Aw= =DAZn -----END PGP SIGNATURE----- --Z3TM0xmB8F8fFNyu-- --===============7615301152240162432== Content-Type: text/plain; charset="us-ascii" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit Content-Disposition: inline _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel --===============7615301152240162432==--