From: Jonathan Cameron <Jonathan.Cameron@Huawei.com>
To: Gowthami Thiagarajan <gthiagarajan@marvell.com>
Cc: <will@kernel.org>, <mark.rutland@arm.com>,
<linux-arm-kernel@lists.infradead.org>,
<linux-kernel@vger.kernel.org>, <sgoutham@marvell.com>,
<bbhushan2@marvell.com>, <george.cherian@marvell.com>
Subject: Re: [PATCH v3 2/2] perf/marvell : Odyssey LLC-TAD performance monitor support
Date: Mon, 29 Jan 2024 12:07:49 +0000 [thread overview]
Message-ID: <20240129120749.00002538@Huawei.com> (raw)
In-Reply-To: <20240122124933.1311925-3-gthiagarajan@marvell.com>
On Mon, 22 Jan 2024 18:19:33 +0530
Gowthami Thiagarajan <gthiagarajan@marvell.com> wrote:
> Each TAD provides eight 64-bit counters for monitoring
> cache behavior.The driver always configures the same counter for
> all the TADs. The user would end up effectively reserving one of
> eight counters in every TAD to look across all TADs.
> The occurrences of events are aggregated and presented to the user
> at the end of running the workload. The driver does not provide a
> way for the user to partition TADs so that different TADs are used for
> different applications.
>
> The performance events reflect various internal or interface activities.
> By combining the values from multiple performance counters, cache
> performance can be measured in terms such as: cache miss rate, cache
> allocations, interface retry rate, internal resource occupancy, etc.
>
> Each supported counter's event and formatting information is exposed
> to sysfs at /sys/devices/tad/. Use perf tool stat command to measure
> the pmu events. For instance:
>
> perf stat -e tad_hit_ltg,tad_hit_dtg <workload>
>
> Signed-off-by: Gowthami Thiagarajan <gthiagarajan@marvell.com>
Hi Gowthami,
A few quick comments inline
Jonathan
> ---
> drivers/perf/marvell_cn10k_tad_pmu.c | 41 +++++++++++++++++++++++++++-
> 1 file changed, 40 insertions(+), 1 deletion(-)
>
> diff --git a/drivers/perf/marvell_cn10k_tad_pmu.c b/drivers/perf/marvell_cn10k_tad_pmu.c
> index fec8e82edb95..b5786fcec0ec 100644
> --- a/drivers/perf/marvell_cn10k_tad_pmu.c
> +++ b/drivers/perf/marvell_cn10k_tad_pmu.c
> @@ -214,6 +214,24 @@ static const struct attribute_group tad_pmu_events_attr_group = {
> .attrs = tad_pmu_event_attrs,
> };
>
> +static struct attribute *ody_tad_pmu_event_attrs[] = {
> + TAD_PMU_EVENT_ATTR(tad_req_msh_in_exlmn, 0x3),
> + TAD_PMU_EVENT_ATTR(tad_alloc_dtg, 0x1a),
> + TAD_PMU_EVENT_ATTR(tad_alloc_ltg, 0x1b),
> + TAD_PMU_EVENT_ATTR(tad_alloc_any, 0x1c),
> + TAD_PMU_EVENT_ATTR(tad_hit_dtg, 0x1d),
> + TAD_PMU_EVENT_ATTR(tad_hit_ltg, 0x1e),
> + TAD_PMU_EVENT_ATTR(tad_hit_any, 0x1f),
> + TAD_PMU_EVENT_ATTR(tad_tag_rd, 0x20),
> + TAD_PMU_EVENT_ATTR(tad_tot_cycle, 0xFF),
> + NULL
> +};
> +
> +static const struct attribute_group ody_tad_pmu_events_attr_group = {
> + .name = "events",
> + .attrs = ody_tad_pmu_event_attrs,
> +};
> +
> PMU_FORMAT_ATTR(event, "config:0-7");
>
> static struct attribute *tad_pmu_format_attrs[] = {
> @@ -252,11 +270,19 @@ static const struct attribute_group *tad_pmu_attr_groups[] = {
> NULL
> };
>
> +static const struct attribute_group *ody_tad_pmu_attr_groups[] = {
> + &ody_tad_pmu_events_attr_group,
> + &tad_pmu_format_attr_group,
> + &tad_pmu_cpumask_attr_group,
> + NULL
> +};
> +
> static int tad_pmu_probe(struct platform_device *pdev)
> {
> struct device *dev = &pdev->dev;
> struct tad_region *regions;
> struct tad_pmu *tad_pmu;
> + const char *compatible;
> struct resource *res;
> u32 tad_pmu_page_size;
> u32 tad_page_size;
> @@ -276,6 +302,12 @@ static int tad_pmu_probe(struct platform_device *pdev)
> return -ENODEV;
> }
>
> + ret = device_property_read_string(dev, "compatible", &compatible);
Unusual to find a compatible in an ACPI DSDT table unless PRP0001 is being used
and if that is being used, I'd not expect ACPI ID as below.
Maybe give a DSDT blob (disassembled) in the patch intro?
> + if (ret) {
> + dev_err(&pdev->dev, "compatible property not found\n");
> + return ret;
> + }
> +
> ret = device_property_read_u32(dev, "marvell,tad-page-size",
> &tad_page_size);
> if (ret) {
> @@ -319,7 +351,6 @@ static int tad_pmu_probe(struct platform_device *pdev)
> tad_pmu->pmu = (struct pmu) {
>
> .module = THIS_MODULE,
> - .attr_groups = tad_pmu_attr_groups,
> .capabilities = PERF_PMU_CAP_NO_EXCLUDE |
> PERF_PMU_CAP_NO_INTERRUPT,
> .task_ctx_nr = perf_invalid_context,
> @@ -332,6 +363,13 @@ static int tad_pmu_probe(struct platform_device *pdev)
> .read = tad_pmu_event_counter_read,
> };
>
> + if ((strncmp("marvell,cn10k-ddr-pmu", compatible,
> + strlen(compatible)) == 0)) {
How does this work with the ACPI ID added below? Also, just
put this in the tables so device_get_match_data() can retrieve it
instead of string matching in here.
> + tad_pmu->pmu.attr_groups = tad_pmu_attr_groups;
> + } else {
> + tad_pmu->pmu.attr_groups = ody_tad_pmu_attr_groups;
> + }
> +
> tad_pmu->cpu = raw_smp_processor_id();
>
> /* Register pmu instance for cpu hotplug */
> @@ -372,6 +410,7 @@ static const struct of_device_id tad_pmu_of_match[] = {
> #ifdef CONFIG_ACPI
> static const struct acpi_device_id tad_pmu_acpi_match[] = {
> {"MRVL000B", 0},
> + {"MRVL000D", 0},
> {},
> };
> MODULE_DEVICE_TABLE(acpi, tad_pmu_acpi_match);
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
prev parent reply other threads:[~2024-01-29 12:08 UTC|newest]
Thread overview: 8+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-01-22 12:49 [PATCH v3 0/2] Marvell Odyssey uncore performance monitor support Gowthami Thiagarajan
2024-01-22 12:49 ` [PATCH v3 1/2] perf/marvell: Odyssey DDR Performance " Gowthami Thiagarajan
2024-01-25 14:06 ` kernel test robot
2024-01-26 4:13 ` kernel test robot
2024-01-29 12:04 ` Jonathan Cameron
2024-02-27 13:46 ` [EXT] " Gowthami Thiagarajan
2024-01-22 12:49 ` [PATCH v3 2/2] perf/marvell : Odyssey LLC-TAD performance " Gowthami Thiagarajan
2024-01-29 12:07 ` Jonathan Cameron [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20240129120749.00002538@Huawei.com \
--to=jonathan.cameron@huawei.com \
--cc=bbhushan2@marvell.com \
--cc=george.cherian@marvell.com \
--cc=gthiagarajan@marvell.com \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=mark.rutland@arm.com \
--cc=sgoutham@marvell.com \
--cc=will@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).