From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 9C6ACC4829E for ; Thu, 15 Feb 2024 09:00:23 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:In-Reply-To:MIME-Version:References: Message-ID:Subject:CC:To:From:Date:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=yPoMER8nzeYhG5mr/xR02ByoLLbNJiPvqPNb4Tp/j50=; b=yd0w6D9Ln/oamQ eFnqeIevMiSB+WAgreBNcKFoXFyRHTanl02INuOpyku/KS45rsqwY6Rl0lbIHApdpWCVyOZW4f46h p9FE1aJ8oVloVz7TNTJx5470667AUgm0y6tNr/zPkIDDjSc/3AoQIPYGjCorpJkDEVkqFrhpYiwdy rNxrmc49RtLwyUlKIBAq0EQ8Xs/6xvbBAFfz+9mmaAss07EQamGpfQM1kIvrhV5f5zNJFhkwZMlj5 5PwQ0HCAsy9k9M1ZyxFc+w197xZ5SHJBmFFQg5TwvbjENoCOkPTyzZidtGkc9e2iWJwRBGI3oJCCF XcW7k0o4NpkX+jYJnWeQ==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.97.1 #2 (Red Hat Linux)) id 1raXbD-0000000FSb9-3zBQ; Thu, 15 Feb 2024 09:00:07 +0000 Received: from lelv0143.ext.ti.com ([198.47.23.248]) by bombadil.infradead.org with esmtps (Exim 4.97.1 #2 (Red Hat Linux)) id 1raXb3-0000000FSVV-1I2j for linux-arm-kernel@lists.infradead.org; Thu, 15 Feb 2024 08:59:58 +0000 Received: from lelv0265.itg.ti.com ([10.180.67.224]) by lelv0143.ext.ti.com (8.15.2/8.15.2) with ESMTP id 41F8xqmf069807; Thu, 15 Feb 2024 02:59:52 -0600 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1707987592; bh=E4nYCjg/IPqoS28GVxV+kUtpflsdAduZL2xQjVyGLGI=; h=Date:From:To:CC:Subject:References:In-Reply-To; b=EjriM654oGVCvwWDwLs5Z1tIlb6D0RRJY+o1JzSTc1iHFTBUWvfi31bZDwy1tT4gI s2FqZ0cue4phw+i9eNCpDOrk+LN+TFLzhfBMIQPd9PrDHnJki8ULnL2fHOr06BfF8B SKMRy/6TXegaAaTpzKcZokUzwNhUbaWFdL18Z30A= Received: from DFLE112.ent.ti.com (dfle112.ent.ti.com [10.64.6.33]) by lelv0265.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 41F8xqor009209 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Thu, 15 Feb 2024 02:59:52 -0600 Received: from DFLE108.ent.ti.com (10.64.6.29) by DFLE112.ent.ti.com (10.64.6.33) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23; Thu, 15 Feb 2024 02:59:52 -0600 Received: from lelvsmtp5.itg.ti.com (10.180.75.250) by DFLE108.ent.ti.com (10.64.6.29) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23 via Frontend Transport; Thu, 15 Feb 2024 02:59:52 -0600 Received: from localhost (dhruva.dhcp.ti.com [172.24.227.68]) by lelvsmtp5.itg.ti.com (8.15.2/8.15.2) with ESMTP id 41F8xpJk013744; Thu, 15 Feb 2024 02:59:52 -0600 Date: Thu, 15 Feb 2024 14:29:51 +0530 From: Dhruva Gole To: Markus Schneider-Pargmann CC: Viresh Kumar , Nishanth Menon , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Vignesh Raghavendra , Tero Kristo , "Rafael J . Wysocki" , Andrew Davis , , , , Subject: Re: [PATCH 1/3] dt-bindings: cpufreq: Add nvmem-cells for chip information Message-ID: <20240215085951.xrcitu2so5gqcewn@dhruva> References: <20240206145721.2418893-1-msp@baylibre.com> <20240206145721.2418893-2-msp@baylibre.com> MIME-Version: 1.0 Content-Disposition: inline In-Reply-To: <20240206145721.2418893-2-msp@baylibre.com> X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20240215_005957_450731_A4C920EE X-CRM114-Status: GOOD ( 15.45 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Hi, On Feb 06, 2024 at 15:57:19 +0100, Markus Schneider-Pargmann wrote: > Add nvmem-cells to describe chip information like chipvariant and > chipspeed. If nvmem-cells are used, the syscon property is not necessary > anymore. > > Signed-off-by: Markus Schneider-Pargmann > Acked-by: Andrew Davis > --- > .../bindings/opp/operating-points-v2-ti-cpu.yaml | 16 +++++++++++++++- > 1 file changed, 15 insertions(+), 1 deletion(-) > > diff --git a/Documentation/devicetree/bindings/opp/operating-points-v2-ti-cpu.yaml b/Documentation/devicetree/bindings/opp/operating-points-v2-ti-cpu.yaml > index 02d1d2c17129..b1881a0834fe 100644 > --- a/Documentation/devicetree/bindings/opp/operating-points-v2-ti-cpu.yaml > +++ b/Documentation/devicetree/bindings/opp/operating-points-v2-ti-cpu.yaml > @@ -34,6 +34,14 @@ properties: > points to syscon node representing the control module > register space of the SoC. > > + nvmem-cells: > + $ref: /schemas/types.yaml#/definitions/phandle-array > + > + nvmem-cell-names: > + items: > + - const: chipvariant > + - const: chipspeed > + > opp-shared: true > > patternProperties: > @@ -55,7 +63,13 @@ patternProperties: > > required: > - compatible > - - syscon > + > +oneOf: > + - required: > + - syscon > + - required: > + - nvmem-cells > + - nvmem-cell-names Reviewed-by: Dhruva Gole -- Best regards, Dhruva Gole _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel