From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 7579CCD1284 for ; Tue, 9 Apr 2024 09:57:03 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-Id:Date:Subject:Cc:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=7CRBxDnt9qeImna1+FIungntYH95/uu1A/RX7B2sdRA=; b=Cuw+JFENNfyFio 19HvbtQErwno7XgpwSGHOstlLe7J/cTRK6nMsYSne7AVu5NUYLzku9MPuFaO8xloE7TlXr3CW9gFz KZI/HLSE1+mAVQOE7x9JdenhsDo13+P8T9VLX/bJzVMc3CjE7UIHtYHHWoRJFYTe9XUnUHs4RyfVy Mrm2j8hNIuxH0bTQ+y2r0YaVsInYWLRRxi3bDQIYOSUzFAE1DyDwCuu7Dis9rLTrq673zGAMk0Gc1 DM87YDoZ9aG7nWSE/uNMj+PM0J0quPzb/19nq6G5AfNvk8mNwmUryDQgMebOyypXiCvnedQ4xtTJf 7CjI0Zj/LO/iBwyif7GQ==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.97.1 #2 (Red Hat Linux)) id 1ru8Dm-00000001JCz-0Js7; Tue, 09 Apr 2024 09:56:54 +0000 Received: from mail-pf1-x42f.google.com ([2607:f8b0:4864:20::42f]) by bombadil.infradead.org with esmtps (Exim 4.97.1 #2 (Red Hat Linux)) id 1ru8Di-00000001JBc-0Xt9 for linux-arm-kernel@lists.infradead.org; Tue, 09 Apr 2024 09:56:51 +0000 Received: by mail-pf1-x42f.google.com with SMTP id d2e1a72fcca58-6ece8991654so4885793b3a.3 for ; Tue, 09 Apr 2024 02:56:48 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1712656608; x=1713261408; darn=lists.infradead.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=bBNT1NwAXcdBlViFBBFgJVd26xGIToLjTiUG+Kqd4r4=; b=bm/vxSvRk9sX0Ex1jwPaC98BST+g2m4x5kc4BTzz7kq7hNlvUtzCD1912JOWkhrxY7 Cr6LAQmZrNGFHUN5JZmPHMifN9MpFehXsBkApli0W1FYcebtA7HvM1wp8k8v+ArAeTw6 qmcBi7ixOftHXdrJHQ+44pUKimFcKqgnyrtbgUmwNZ8/u2xyq/oip1Ifrpf1SdTlG0p8 uO3qCd65s2oY8jAO95NwIHe3VG9NprgD/bJrdsjsJ7MSIyrvWOQD6VNMl7aoZL5keEbd 0HUaMsT7hmCpirvOjv90ZPxO3h6I9JtPdTVRaS0RkY6a0kvUlOYC3m+VB0Mv6aNyFnX5 +45w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1712656608; x=1713261408; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=bBNT1NwAXcdBlViFBBFgJVd26xGIToLjTiUG+Kqd4r4=; b=bQ/8zlaGfafyuIF48ju94+T++sN+AuOVyhcZsEjHvZ7CVVQYHg38khZ1TFIAlWiX37 qF2PwmCcx2osI2F0T7hI8zPSOfJJ31HnzyOPMBEXXj5EHGALMCUvxgJGzZ2yU18yqoK8 o07QGm4YtvfCk8oka+u/o6eQNol23+NjOD5e9BT2+AwG4fRMjRWWB+jltbnwY+SHl+31 YthmI/4uEnDtK0TPdIPVzSu7inavoCH6jURrXTVqXlEwI7yHutgP1pQAXKEDhLayh7bl iXNEI5BhHfHwWwHL0DzyCtP99xZvzEoM3z9y4ZtMlJug6TNgeFne0y0e/lrudjgYXD0b Ewnw== X-Gm-Message-State: AOJu0YyNObPpkcDqZ0oGitAJF7+x1tz1DjpL7jFScBTSDtCFL/hQ4L47 OydgmHpAC5A8+qyz98V/TVsmEtIb4Xxq9Am/4Q6sTsm04CE58CN1 X-Google-Smtp-Source: AGHT+IH+0xUHB5fNKZSDnFf4TdSpCjNWFwoNEa+N7S7Yf2YQ9ZZ8dXvoiwYwJG1I3dhWKPBX9BpxLA== X-Received: by 2002:a05:6a21:2d89:b0:1a7:3d2a:7383 with SMTP id ty9-20020a056a212d8900b001a73d2a7383mr14320944pzb.18.1712656608022; Tue, 09 Apr 2024 02:56:48 -0700 (PDT) Received: from a28aa0606c51.. (60-250-192-107.hinet-ip.hinet.net. [60.250.192.107]) by smtp.gmail.com with ESMTPSA id o17-20020a170902d4d100b001e3f1596baasm5100445plg.298.2024.04.09.02.56.45 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 09 Apr 2024 02:56:47 -0700 (PDT) From: Jacky Huang To: linus.walleij@linaro.org, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, conor+dt@kernel.org, p.zabel@pengutronix.de, j.neuschaefer@gmx.net Cc: linux-arm-kernel@lists.infradead.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, ychuang3@nuvoton.com, schung@nuvoton.com, Krzysztof Kozlowski Subject: [PATCH v7 2/3] dt-bindings: pinctrl: Document nuvoton ma35d1 pin control Date: Tue, 9 Apr 2024 09:56:36 +0000 Message-Id: <20240409095637.2135-3-ychuang570808@gmail.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20240409095637.2135-1-ychuang570808@gmail.com> References: <20240409095637.2135-1-ychuang570808@gmail.com> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20240409_025650_211347_8595028C X-CRM114-Status: GOOD ( 14.89 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org From: Jacky Huang Add documentation to describe nuvoton ma35d1 pin control and GPIO. Signed-off-by: Jacky Huang Reviewed-by: Krzysztof Kozlowski --- .../pinctrl/nuvoton,ma35d1-pinctrl.yaml | 163 ++++++++++++++++++ 1 file changed, 163 insertions(+) create mode 100644 Documentation/devicetree/bindings/pinctrl/nuvoton,ma35d1-pinctrl.yaml diff --git a/Documentation/devicetree/bindings/pinctrl/nuvoton,ma35d1-pinctrl.yaml b/Documentation/devicetree/bindings/pinctrl/nuvoton,ma35d1-pinctrl.yaml new file mode 100644 index 000000000000..8b9ec263213f --- /dev/null +++ b/Documentation/devicetree/bindings/pinctrl/nuvoton,ma35d1-pinctrl.yaml @@ -0,0 +1,163 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/pinctrl/nuvoton,ma35d1-pinctrl.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Nuvoton MA35D1 pin control and GPIO + +maintainers: + - Shan-Chun Hung + - Jacky Huang + +allOf: + - $ref: pinctrl.yaml# + +properties: + compatible: + enum: + - nuvoton,ma35d1-pinctrl + + '#address-cells': + const: 1 + + '#size-cells': + const: 1 + + nuvoton,sys: + $ref: /schemas/types.yaml#/definitions/phandle + description: + phandle of the system-management node. + + ranges: true + +patternProperties: + "^gpio@[0-9a-f]+$": + type: object + additionalProperties: false + properties: + gpio-controller: true + + '#gpio-cells': + const: 2 + + reg: + maxItems: 1 + + clocks: + maxItems: 1 + + interrupt-controller: true + + '#interrupt-cells': + const: 2 + + interrupts: + description: + The interrupt outputs to sysirq. + maxItems: 1 + + required: + - gpio-controller + - '#gpio-cells' + - reg + - clocks + - interrupt-controller + - '#interrupt-cells' + - interrupts + + "^pin-[a-z0-9]+$": + type: object + description: + A pinctrl node should contain at least one subnodes representing the + pinctrl groups available on the machine. Each subnode will list the + pins it needs, and how they should be configured, with regard to muxer + configuration, pullups, drive strength, input enable/disable and input + schmitt. + + $ref: pincfg-node.yaml# + + properties: + power-source: + description: | + Valid arguments are described as below: + 0: power supply of 1.8V + 1: power supply of 3.3V + enum: [0, 1] + + drive-strength-microamp: + oneOf: + - enum: [ 2900, 4400, 5800, 7300, 8600, 10100, 11500, 13000 ] + description: 1.8V I/O driving strength + - enum: [ 17100, 25600, 34100, 42800, 48000, 56000, 77000, 82000 ] + description: 3.3V I/O driving strength + + unevaluatedProperties: false + + "-grp$": + type: object + description: + Pinctrl node's client devices use subnodes for desired pin configuration. + Client device subnodes use below standard properties. + properties: + nuvoton,pins: + description: + Each entry consists of 4 parameters and represents the mux and config + setting for one pin. + $ref: /schemas/types.yaml#/definitions/uint32-matrix + minItems: 1 + items: + items: + - minimum: 0 + maximum: 13 + description: + Pin bank. + - minimum: 0 + maximum: 15 + description: + Pin bank index. + - minimum: 0 + maximum: 15 + description: + Mux 0 means GPIO and mux 1 to 15 means the specific device function. + +required: + - compatible + - nuvoton,sys + +additionalProperties: false + +examples: + - | + #include + #include + #include + + pinctrl@40040000 { + compatible = "nuvoton,ma35d1-pinctrl"; + #address-cells = <1>; + #size-cells = <1>; + nuvoton,sys = <&sys>; + ranges = <0 0x40040000 0xc00>; + + gpio@0 { + reg = <0x0 0x40>; + interrupts = ; + clocks = <&clk GPA_GATE>; + gpio-controller; + #gpio-cells = <2>; + interrupt-controller; + #interrupt-cells = <2>; + }; + + uart-grp { + uart11-pins { + nuvoton,pins = <11 0 2>, + <11 1 2>, + <11 2 2>, + <11 3 2>; + bias-disable; + power-source = <1>; + }; + }; + }; -- 2.34.1 _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel