From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id E57E0C25B74 for ; Fri, 10 May 2024 21:08:29 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:In-Reply-To:MIME-Version:References: Message-ID:Subject:Cc:To:From:Date:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=PD1NTsjERyDB0HJDshi+IMo3jkPNUnMmGmrrsXlTSEw=; b=n1aCMHYJnUqbM9 U89uebvfAI6SKo/QBPIsMDvtenqVQcZDRyY/42gPZ9ho2a0kTIMwbosbQeEPQEtVz6zBf1jbjU6ll TgR7XlJg/O6SvWSkj4Q51NXKwyLJI1Kj63172hbLgZzXsyFSByqX6aIhiakLpvagwPN8dhG8uPoeE urXk4sRfOJUl23DQtNFW5NSCsdixpFhzY7vMef2NK0zzyfxAczMbn1dOYYjukIMOiY+lA9lXc2FBH 1X+puuPftoIIRx7vOx0YUIlF1p9ePcL9V19sdfikHGei5bbAEU/Jf2Uf3La2zViFAgqlOXZX6e4Xy 5Wepw+kKiD8nd0PqF7EA==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.97.1 #2 (Red Hat Linux)) id 1s5XTS-00000006Sm0-2KMW; Fri, 10 May 2024 21:08:14 +0000 Received: from sin.source.kernel.org ([145.40.73.55]) by bombadil.infradead.org with esmtps (Exim 4.97.1 #2 (Red Hat Linux)) id 1s5XTO-00000006SlK-2Xmh for linux-arm-kernel@lists.infradead.org; Fri, 10 May 2024 21:08:12 +0000 Received: from smtp.kernel.org (transwarp.subspace.kernel.org [100.75.92.58]) by sin.source.kernel.org (Postfix) with ESMTP id 8F76DCE1CAD; Fri, 10 May 2024 21:08:08 +0000 (UTC) Received: by smtp.kernel.org (Postfix) with ESMTPSA id 9B14CC113CC; Fri, 10 May 2024 21:08:07 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1715375287; bh=iuyU2fi3wbAe6BlxGsKzyO7Cs/+6WA8IXxbgGdJ7t28=; h=Date:From:To:Cc:Subject:References:In-Reply-To:From; b=QjsmvqaTp7p9qTQs1z4KIaeUU9+6/mB7ODhfe0HnUXmxk1X3zijVvAr0FAuZrOP3T qhNVv3o0hoqc2p2POO4n/HvE9r4Et4jqPbAoP+RXY/rdItpLcTZk25zMxgJ/4vLECn 6wCb683NNGI03Ry8YUzcd4WI6J4a7S6f5jje8Mp22JVP1LviIEKxDSP8J5d0eLQogN QBUq6wbi34Ohz180vu00W2JBLLaBoc4ZZpeaEmxlZS2tbOJifj0zFzlrWnFfrb3+F8 DxMdLtwWNaBZOAvgpPLBxtzs4bffRi8YbcsQSsKHY8np1OZfzjZVcwZmUpEU5ok1yx ptLNjczT19OwA== Date: Fri, 10 May 2024 16:08:06 -0500 From: Rob Herring To: Amelie Delaunay Cc: Vinod Koul , Krzysztof Kozlowski , Conor Dooley , Maxime Coquelin , Alexandre Torgue , dmaengine@vger.kernel.org, devicetree@vger.kernel.org, linux-stm32@st-md-mailman.stormreply.com, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-hardening@vger.kernel.org Subject: Re: [PATCH v2 04/12] dt-bindings: dma: Document STM32 DMA3 controller bindings Message-ID: <20240510210806.GA746731-robh@kernel.org> References: <20240507125442.3989284-1-amelie.delaunay@foss.st.com> <20240507125442.3989284-5-amelie.delaunay@foss.st.com> MIME-Version: 1.0 Content-Disposition: inline In-Reply-To: <20240507125442.3989284-5-amelie.delaunay@foss.st.com> X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20240510_140811_031434_0AE94F23 X-CRM114-Status: GOOD ( 23.32 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org On Tue, May 07, 2024 at 02:54:34PM +0200, Amelie Delaunay wrote: > The STM32 DMA3 is a Direct Memory Access controller with different features > depending on its hardware configuration. > The channels have not the same capabilities, some have a larger FIFO, so > their performance is higher. > This patch describes STM32 DMA3 bindings, used to select a channel that > fits client requirements, and to pre-configure the channel depending on > the client needs. > > Signed-off-by: Amelie Delaunay > --- > v2: > - DMA controller specific information description has been moved and > added as description of #dma-cells property > - description has been added to interrupts property specifying the > expected format for channel interrupts > - compatible has been updated to st,stm32mp25-dma3 (SoC specific) > --- > .../bindings/dma/stm32/st,stm32-dma3.yaml | 129 ++++++++++++++++++ > 1 file changed, 129 insertions(+) > create mode 100644 Documentation/devicetree/bindings/dma/stm32/st,stm32-dma3.yaml > > diff --git a/Documentation/devicetree/bindings/dma/stm32/st,stm32-dma3.yaml b/Documentation/devicetree/bindings/dma/stm32/st,stm32-dma3.yaml > new file mode 100644 > index 000000000000..ed2a84fe2535 > --- /dev/null > +++ b/Documentation/devicetree/bindings/dma/stm32/st,stm32-dma3.yaml > @@ -0,0 +1,129 @@ > +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) > +%YAML 1.2 > +--- > +$id: http://devicetree.org/schemas/dma/stm32/st,stm32-dma3.yaml# > +$schema: http://devicetree.org/meta-schemas/core.yaml# > + > +title: STMicroelectronics STM32 DMA3 Controller > + > +description: | > + The STM32 DMA3 is a direct memory access controller with different features depending on its > + hardware configuration. > + It is either called LPDMA (Low Power), GPDMA (General Purpose) or HPDMA (High Performance). > + Its hardware configuration registers allow to dynamically expose its features. > + > + GPDMA and HPDMA support 16 independent DMA channels, while only 4 for LPDMA. > + GPDMA and HPDMA support 256 DMA requests from peripherals, 8 for LPDMA. > + > + Bindings are generic for these 3 STM32 DMA3 configurations. > + > + DMA clients connected to the STM32 DMA3 controller must use the format described in "#dma-cells" > + property description below, using a three-cell specifier for each channel. Wrap lines at 80 unless there is some exception to go to 100. > + > +maintainers: > + - Amelie Delaunay > + > +allOf: > + - $ref: /schemas/dma/dma-controller.yaml# > + > +properties: > + compatible: > + const: st,stm32mp25-dma3 > + > + reg: > + maxItems: 1 > + > + interrupts: > + minItems: 4 > + maxItems: 16 > + description: | Don't need '|' if no formatting to preserve. With those fixed, Reviewed-by: Rob Herring (Arm) > + Should contain all of the per-channel DMA interrupts in ascending order with respect to the > + DMA channel index. _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel