linux-arm-kernel.lists.infradead.org archive mirror
 help / color / mirror / Atom feed
From: kernel test robot <lkp@intel.com>
To: "Alex Bennée" <alex.bennee@linaro.org>, linux-kernel@vger.kernel.org
Cc: oe-kbuild-all@lists.linux.dev, kvm@vger.kernel.org,
	linux-arm-kernel@lists.infradead.org, kvmarm@lists.linux.dev,
	maz@kernel.org, arnd@linaro.org,
	"D Scott Phillips" <scott@os.amperecomputing.com>,
	"Alex Bennée" <alex.bennee@linaro.org>
Subject: Re: [PATCH 1/3] ampere/arm64: Add a fixup handler for alignment faults in aarch64 code
Date: Fri, 30 Aug 2024 09:43:12 +0800	[thread overview]
Message-ID: <202408300927.4oarShZN-lkp@intel.com> (raw)
In-Reply-To: <20240827130829.43632-2-alex.bennee@linaro.org>

Hi Alex,

kernel test robot noticed the following build warnings:

[auto build test WARNING on arm64/for-next/core]
[also build test WARNING on pci/next pci/for-linus arnd-asm-generic/master akpm-mm/mm-everything kvmarm/next soc/for-next linus/master arm/for-next arm/fixes v6.11-rc5 next-20240829]
[If your patch is applied to the wrong git tree, kindly drop us a note.
And when submitting patch, we suggest to use '--base' as documented in
https://git-scm.com/docs/git-format-patch#_base_tree_information]

url:    https://github.com/intel-lab-lkp/linux/commits/Alex-Benn-e/ampere-arm64-Add-a-fixup-handler-for-alignment-faults-in-aarch64-code/20240827-211409
base:   https://git.kernel.org/pub/scm/linux/kernel/git/arm64/linux.git for-next/core
patch link:    https://lore.kernel.org/r/20240827130829.43632-2-alex.bennee%40linaro.org
patch subject: [PATCH 1/3] ampere/arm64: Add a fixup handler for alignment faults in aarch64 code
config: arm64-allnoconfig (https://download.01.org/0day-ci/archive/20240830/202408300927.4oarShZN-lkp@intel.com/config)
compiler: aarch64-linux-gcc (GCC) 14.1.0
reproduce (this is a W=1 build): (https://download.01.org/0day-ci/archive/20240830/202408300927.4oarShZN-lkp@intel.com/reproduce)

If you fix the issue in a separate patch/commit (i.e. not just a new version of
the same patch/commit), kindly add following tags
| Reported-by: kernel test robot <lkp@intel.com>
| Closes: https://lore.kernel.org/oe-kbuild-all/202408300927.4oarShZN-lkp@intel.com/

All warnings (new ones prefixed by >>):

>> arch/arm64/mm/fault_neon.c:17:5: warning: no previous prototype for '__arm64_get_vn_dt' [-Wmissing-prototypes]
      17 | u64 __arm64_get_vn_dt(int n, int t) {
         |     ^~~~~~~~~~~~~~~~~
>> arch/arm64/mm/fault_neon.c:41:6: warning: no previous prototype for '__arm64_set_vn_dt' [-Wmissing-prototypes]
      41 | void __arm64_set_vn_dt(int n, int t, u64 val) {
         |      ^~~~~~~~~~~~~~~~~


vim +/__arm64_get_vn_dt +17 arch/arm64/mm/fault_neon.c

    16	
  > 17	u64 __arm64_get_vn_dt(int n, int t) {
    18		u64 res;
    19	
    20		switch (n) {
    21	#define V(n)						\
    22		case n:						\
    23			asm("cbnz %w1, 1f\n\t"			\
    24			    "mov %0, v"#n".d[0]\n\t"		\
    25			    "b 2f\n\t"				\
    26			    "1: mov %0, v"#n".d[1]\n\t"		\
    27			    "2:" : "=r" (res) : "r" (t));	\
    28			break
    29		V( 0); V( 1); V( 2); V( 3); V( 4); V( 5); V( 6); V( 7);
    30		V( 8); V( 9); V(10); V(11); V(12); V(13); V(14); V(15);
    31		V(16); V(17); V(18); V(19); V(20); V(21); V(22); V(23);
    32		V(24); V(25); V(26); V(27); V(28); V(29); V(30); V(31);
    33	#undef V
    34		default:
    35			res = 0;
    36			break;
    37		}
    38		return res;
    39	}
    40	
  > 41	void __arm64_set_vn_dt(int n, int t, u64 val) {

-- 
0-DAY CI Kernel Test Service
https://github.com/intel/lkp-tests/wiki


  parent reply	other threads:[~2024-08-30  1:44 UTC|newest]

Thread overview: 8+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2024-08-27 13:08 [PATCH 0/3] altra workarounds for PCIE_64 with instrumentation Alex Bennée
2024-08-27 13:08 ` [PATCH 1/3] ampere/arm64: Add a fixup handler for alignment faults in aarch64 code Alex Bennée
2024-08-27 21:23   ` D Scott Phillips
2024-08-28  8:29     ` Marc Zyngier
2024-08-28  9:47     ` Alex Bennée
2024-08-30  1:43   ` kernel test robot [this message]
2024-08-27 13:08 ` [PATCH 2/3] ampere/arm64: Work around Ampere Altra erratum #82288 PCIE_65 Alex Bennée
2024-08-27 13:08 ` [PATCH 3/3] ampere/arm64: instrument the altra workarounds Alex Bennée

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=202408300927.4oarShZN-lkp@intel.com \
    --to=lkp@intel.com \
    --cc=alex.bennee@linaro.org \
    --cc=arnd@linaro.org \
    --cc=kvm@vger.kernel.org \
    --cc=kvmarm@lists.linux.dev \
    --cc=linux-arm-kernel@lists.infradead.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=maz@kernel.org \
    --cc=oe-kbuild-all@lists.linux.dev \
    --cc=scott@os.amperecomputing.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).