From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 776F3CE7CE7 for ; Tue, 1 Oct 2024 08:03:08 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender:List-Subscribe:List-Help :List-Post:List-Archive:List-Unsubscribe:List-Id:In-Reply-To:Content-Type: MIME-Version:References:Message-ID:Subject:CC:To:From:Date:Reply-To: Content-Transfer-Encoding:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=FSR/QonsOSmKVAzZ8TmU3HUL+GIoyrF54tmwIIWxiMA=; b=NQpR7VYrqoMhNK0GuF/KF44hOu ep04qQaf/Xrx5LjF0czRHZym00pYZc5ziiyHyh9RWMATjEMDeHkOTg1SXZ4h2PPXgEencFW5HIn3Z 0HpXtXQoh0gowSfwIQceqBy1PlR9bmzKS8BN8MSOmSC0X6oxYuaighTgXF2mF4ksZsl9RnEmgTTm7 YBKCFyM51PGQVb/ok3flKR55SsVvMHDe+UpeAkM6pBmbGKaR+oskzPJuQWwe76TDNAzALPeq+DStH MxvpFR7p5Bo12mQyoq16JuSkYY7GgNOoSppCmT3vwesm1T5h2D9B6uucp0CbGdth7uStvJOv4cwwO b+cIiCaQ==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.98 #2 (Red Hat Linux)) id 1svXqQ-00000001z85-3mDe; Tue, 01 Oct 2024 08:02:54 +0000 Received: from fllv0016.ext.ti.com ([198.47.19.142]) by bombadil.infradead.org with esmtps (Exim 4.98 #2 (Red Hat Linux)) id 1svXll-00000001xvu-32PZ for linux-arm-kernel@lists.infradead.org; Tue, 01 Oct 2024 07:58:07 +0000 Received: from fllv0035.itg.ti.com ([10.64.41.0]) by fllv0016.ext.ti.com (8.15.2/8.15.2) with ESMTP id 4917w18A018587; Tue, 1 Oct 2024 02:58:01 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1727769481; bh=FSR/QonsOSmKVAzZ8TmU3HUL+GIoyrF54tmwIIWxiMA=; h=Date:From:To:CC:Subject:References:In-Reply-To; b=gwTm5ysIisdiZcUCaEndmpv+6ENyqibBY0TDn+jKHgVJ5daX1dKsOPJ+0L/Du2JTi ApUFRQ41fFqOS0Jm28itg6VwY4HHJdvwsX5VY93Th1TgbOVSwjoaEu3lPpObZoolMv UJmFFbmDojfJVYr7Utq4318uFQXOf6itHsgP2BDc= Received: from DLEE108.ent.ti.com (dlee108.ent.ti.com [157.170.170.38]) by fllv0035.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 4917w1eO088258 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Tue, 1 Oct 2024 02:58:01 -0500 Received: from DLEE100.ent.ti.com (157.170.170.30) by DLEE108.ent.ti.com (157.170.170.38) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23; Tue, 1 Oct 2024 02:58:01 -0500 Received: from lelvsmtp6.itg.ti.com (10.180.75.249) by DLEE100.ent.ti.com (157.170.170.30) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23 via Frontend Transport; Tue, 1 Oct 2024 02:58:01 -0500 Received: from localhost (lcpd911.dhcp.ti.com [172.24.227.226]) by lelvsmtp6.itg.ti.com (8.15.2/8.15.2) with ESMTP id 4917w0ne018234; Tue, 1 Oct 2024 02:58:00 -0500 Date: Tue, 1 Oct 2024 13:27:59 +0530 From: Dhruva Gole To: "Rafael J. Wysocki" , Viresh Kumar CC: , , Bryan Brattlof , Nishanth Menon , Andrew Davis , Lee Jones , , , Mark Brown Subject: Re: [PATCH 0/2] ti-cpufreq: AM62: Backward compatibility for syscon and update offsets Message-ID: <20241001075759.o2a6vhjia5sl6vhr@lcpd911> References: <20240930-b4-ti-cpufreq-am62-quirk-v1-0-b5e04f0f899b@ti.com> MIME-Version: 1.0 Content-Type: text/plain; charset="us-ascii" Content-Disposition: inline In-Reply-To: <20240930-b4-ti-cpufreq-am62-quirk-v1-0-b5e04f0f899b@ti.com> X-C2ProcessedOrg: 333ef613-75bf-4e12-a4b1-8e3623f5dcea X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20241001_005805_881933_593DDD1A X-CRM114-Status: GOOD ( 15.62 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org On Sep 30, 2024 at 15:02:08 +0530, Dhruva Gole wrote: > With the Silicon revision being taken directly from socinfo, there's no > longer any need for reading any SOC register for revision from this driver. > Hence, we do not require any rev_offset for AM62 family of devices. > > Also, maintain the backward compatibility with old devicetree, and hence > add condition to handle the case where we have the zero offset such that we > don't end up reading the wrong register offset in new AM625 DTs whenever we fix > them up. > > These patches have been in discussion as part of another series, which is now > being split up as per discussions with Nishanth. Ref. the following link for > more context on the same: > https://lore.kernel.org/all/20240926-ti-cpufreq-fixes-v5-v7-0-3c94c398fe8f@ti.com/ > > **DEPENDS ON:** > "mfd: syscon: Use regmap max_register_is_0 as needed" > https://lore.kernel.org/linux-arm-kernel/20240903184710.1552067-1-nm@ti.com/ Just an update, the above dependency patch is now taken in by Lee Jones [1]. Waiting for it to finally appear in -next. + Lee just because we are users of that patch. [1] https://lore.kernel.org/linux-arm-kernel/172770742318.523866.16912261914335612487.b4-ty@kernel.org/ -- Best regards, Dhruva Gole Texas Instruments Incorporated