From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 55959CF8571 for ; Thu, 3 Oct 2024 09:16:18 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender:List-Subscribe:List-Help :List-Post:List-Archive:List-Unsubscribe:List-Id:In-Reply-To:Content-Type: MIME-Version:References:Message-ID:Subject:CC:To:From:Date:Reply-To: Content-Transfer-Encoding:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=svebMRmilDSAYnzcIPP+zNnJjL2aKZ4U6KKBYyGGxn0=; b=DuBkOPSgKZnRI2PFtqYKRdV7Ip 0qGPXOXtQi8NbSyi/P8pu+kL5YFSTmAJPNh1oYXUNUbvSzgfL0H3fljJr8gmKxfa6OnzqGHLDdo9H Y/4FN898JcRR3WH9pYWcfGwCiuEuUQoXpubFUuBmSzFiO4qiBObXlFfaIOvs39ty2E5oywsIZ6wl8 CAfJuXK1/2qpbbN3nEkbW64pKjlG45Ona1+maiI136PDxKTJW4UlmV0tXpfx2kr+glgl5bk7gHIkX puVB+E5pXe6o5zLWIwErIjWLDO7f6NtCu7mmLvTzh7SZPJbJW0c3Ny/tZdjt0R1vnQVIxhStCZJy6 2+NOITzw==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.98 #2 (Red Hat Linux)) id 1swHwO-00000008ehq-2OED; Thu, 03 Oct 2024 09:16:08 +0000 Received: from lelv0142.ext.ti.com ([198.47.23.249]) by bombadil.infradead.org with esmtps (Exim 4.98 #2 (Red Hat Linux)) id 1swHu9-00000008eMi-0dtY for linux-arm-kernel@lists.infradead.org; Thu, 03 Oct 2024 09:13:51 +0000 Received: from lelv0265.itg.ti.com ([10.180.67.224]) by lelv0142.ext.ti.com (8.15.2/8.15.2) with ESMTP id 4939Dhdt122708; Thu, 3 Oct 2024 04:13:43 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1727946823; bh=svebMRmilDSAYnzcIPP+zNnJjL2aKZ4U6KKBYyGGxn0=; h=Date:From:To:CC:Subject:References:In-Reply-To; b=F/0jDQt5N/KC2Q0rZ3EePbJSN6nKNaE/vv/Xpf9o+7dV1HZxbtYzQw6hUDVPDq6cI pPSk6iESRYdQ4c28wZLl+areNFG1YeiIk688PJaq93pY2+eAFwtUdGUjWKig2pfKj1 3tPw0Xlo/0rz8jh67f32gkOn2qS31G0YoUbtJINw= Received: from DFLE113.ent.ti.com (dfle113.ent.ti.com [10.64.6.34]) by lelv0265.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 4939DhLu026511 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Thu, 3 Oct 2024 04:13:43 -0500 Received: from DFLE101.ent.ti.com (10.64.6.22) by DFLE113.ent.ti.com (10.64.6.34) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23; Thu, 3 Oct 2024 04:13:42 -0500 Received: from lelvsmtp5.itg.ti.com (10.180.75.250) by DFLE101.ent.ti.com (10.64.6.22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23 via Frontend Transport; Thu, 3 Oct 2024 04:13:42 -0500 Received: from localhost (lcpd911.dhcp.ti.com [172.24.227.226]) by lelvsmtp5.itg.ti.com (8.15.2/8.15.2) with ESMTP id 4939Df77128905; Thu, 3 Oct 2024 04:13:42 -0500 Date: Thu, 3 Oct 2024 14:43:41 +0530 From: Dhruva Gole To: Viresh Kumar CC: "Rafael J. Wysocki" , , , Bryan Brattlof , Nishanth Menon , Andrew Davis , Lee Jones , , , Mark Brown Subject: Re: [PATCH 0/2] ti-cpufreq: AM62: Backward compatibility for syscon and update offsets Message-ID: <20241003091341.elvgzscchqngmgod@lcpd911> References: <20240930-b4-ti-cpufreq-am62-quirk-v1-0-b5e04f0f899b@ti.com> <20241001075759.o2a6vhjia5sl6vhr@lcpd911> <20241001080400.diqfgbkje77pjby7@vireshk-i7> MIME-Version: 1.0 Content-Type: text/plain; charset="us-ascii" Content-Disposition: inline In-Reply-To: <20241001080400.diqfgbkje77pjby7@vireshk-i7> X-C2ProcessedOrg: 333ef613-75bf-4e12-a4b1-8e3623f5dcea X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20241003_021349_440003_70273AA5 X-CRM114-Status: GOOD ( 22.92 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Viresh, On Oct 01, 2024 at 13:34:00 +0530, Viresh Kumar wrote: > On 01-10-24, 13:27, Dhruva Gole wrote: > > On Sep 30, 2024 at 15:02:08 +0530, Dhruva Gole wrote: > > > With the Silicon revision being taken directly from socinfo, there's no > > > longer any need for reading any SOC register for revision from this driver. > > > Hence, we do not require any rev_offset for AM62 family of devices. > > > > > > Also, maintain the backward compatibility with old devicetree, and hence > > > add condition to handle the case where we have the zero offset such that we > > > don't end up reading the wrong register offset in new AM625 DTs whenever we fix > > > them up. > > > > > > These patches have been in discussion as part of another series, which is now > > > being split up as per discussions with Nishanth. Ref. the following link for > > > more context on the same: > > > https://lore.kernel.org/all/20240926-ti-cpufreq-fixes-v5-v7-0-3c94c398fe8f@ti.com/ > > > > > > **DEPENDS ON:** > > > "mfd: syscon: Use regmap max_register_is_0 as needed" > > > https://lore.kernel.org/linux-arm-kernel/20240903184710.1552067-1-nm@ti.com/ > > > > Just an update, the above dependency patch is now taken in by Lee Jones [1]. > > Waiting for it to finally appear in -next. > > > > + Lee just because we are users of that patch. > > > > [1] > > https://lore.kernel.org/linux-arm-kernel/172770742318.523866.16912261914335612487.b4-ty@kernel.org/ > > Ping me once this series is ready to be applied and all dependencies > are merged somewhere I can rebase. I can see the dependency is part of next-20241003, please feel free to pick the series now if it looks ok to you. -- Best regards, Dhruva Gole Texas Instruments Incorporated