From: Dmitry Baryshkov <dmitry.baryshkov@linaro.org>
To: Sudeep Holla <sudeep.holla@arm.com>,
Ard Biesheuvel <ardb@kernel.org>,
Russell King <linux@armlinux.org.uk>
Cc: linux-arm-kernel@lists.infradead.org,
linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org,
Bjorn Andersson <andersson@kernel.org>,
Konrad Dybcio <konradybcio@kernel.org>,
Arnd Bergmann <arnd@arndb.de>
Subject: [PATCH v2 1/2] ARM: add CLIDR accessor functions
Date: Mon, 14 Oct 2024 16:55:20 +0300 [thread overview]
Message-ID: <20241014-armv7-cacheinfo-v2-1-38ab76d2b7fa@linaro.org> (raw)
In-Reply-To: <20241014-armv7-cacheinfo-v2-0-38ab76d2b7fa@linaro.org>
Add functions to read the CLIDR, Cache Level ID Register.
Signed-off-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org>
---
arch/arm/include/asm/cachetype.h | 13 +++++++++++++
1 file changed, 13 insertions(+)
diff --git a/arch/arm/include/asm/cachetype.h b/arch/arm/include/asm/cachetype.h
index b9dbe1d4c8fe..b01c59076b84 100644
--- a/arch/arm/include/asm/cachetype.h
+++ b/arch/arm/include/asm/cachetype.h
@@ -83,6 +83,14 @@ static inline unsigned int read_ccsidr(void)
asm volatile("mrc p15, 1, %0, c0, c0, 0" : "=r" (val));
return val;
}
+
+static inline unsigned int read_clidr(void)
+{
+ unsigned int val;
+
+ asm volatile("mrc p15, 1, %0, c0, c0, 1" : "=r" (val));
+ return val;
+}
#else /* CONFIG_CPU_V7M */
#include <linux/io.h>
#include "asm/v7m.h"
@@ -96,6 +104,11 @@ static inline unsigned int read_ccsidr(void)
{
return readl(BASEADDR_V7M_SCB + V7M_SCB_CCSIDR);
}
+
+static inline unsigned int read_clidr(void)
+{
+ return readl(BASEADDR_V7M_SCB + V7M_SCB_CLIDR);
+}
#endif
#endif
--
2.39.5
next prev parent reply other threads:[~2024-10-14 14:23 UTC|newest]
Thread overview: 14+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-10-14 13:55 [PATCH v2 0/2] ARM: implement cacheinfo support (for v7/v7m) Dmitry Baryshkov
2024-10-14 13:55 ` Dmitry Baryshkov [this message]
2024-11-07 13:51 ` [PATCH v2 1/2] ARM: add CLIDR accessor functions Linus Walleij
2024-10-14 13:55 ` [PATCH v2 2/2] ARM: implement cacheinfo support Dmitry Baryshkov
2024-11-07 13:55 ` Linus Walleij
[not found] ` <CGME20250115101159eucas1p1261a8b3e78b83c4fec63e3ac00e4d59a@eucas1p1.samsung.com>
2025-01-15 10:11 ` Marek Szyprowski
2025-01-15 11:11 ` Dmitry Baryshkov
2024-11-04 11:51 ` [PATCH v2 0/2] ARM: implement cacheinfo support (for v7/v7m) Dmitry Baryshkov
2024-11-04 11:52 ` Ard Biesheuvel
2024-11-07 13:55 ` Linus Walleij
2024-11-07 14:34 ` Dmitry Baryshkov
2025-01-03 5:55 ` Dmitry Baryshkov
2025-01-13 15:07 ` Linus Walleij
2025-01-14 11:57 ` Dmitry Baryshkov
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20241014-armv7-cacheinfo-v2-1-38ab76d2b7fa@linaro.org \
--to=dmitry.baryshkov@linaro.org \
--cc=andersson@kernel.org \
--cc=ardb@kernel.org \
--cc=arnd@arndb.de \
--cc=konradybcio@kernel.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux@armlinux.org.uk \
--cc=sudeep.holla@arm.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).