From: Andrew Davis <afd@ti.com>
To: Nishanth Menon <nm@ti.com>, Vignesh Raghavendra <vigneshr@ti.com>,
Tero Kristo <kristo@kernel.org>, Rob Herring <robh+dt@kernel.org>,
Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>,
Conor Dooley <conor+dt@kernel.org>
Cc: <linux-arm-kernel@lists.infradead.org>,
<devicetree@vger.kernel.org>, <linux-kernel@vger.kernel.org>,
Andrew Davis <afd@ti.com>
Subject: [PATCH 0/5] Use ti,j784s4-pcie-ctrl for PCIe CTRL spaces
Date: Wed, 16 Oct 2024 18:30:39 -0500 [thread overview]
Message-ID: <20241016233044.240699-1-afd@ti.com> (raw)
Hello all,
Now that we have ti,j784s4-pcie-ctrl[0] let's use it. This makes these
K3 SoCs all match what is already done for J784s4.
No functional change, DT changes are fully backwards and forwards
compatible.
Thanks,
Andrew
[0] commit cc1965b02d6c ("dt-bindings: mfd: syscon: Add ti,j784s4-pcie-ctrl compatible")
Andrew Davis (5):
dt-bindings: soc: ti: ti,j721e-system-controller: Add PCIe ctrl
property
arm64: dts: ti: k3-j721e: Add PCIe ctrl node to scm_conf region
arm64: dts: ti: k3-j7200: Add PCIe ctrl node to scm_conf region
arm64: dts: ti: k3-j721s2: Add PCIe ctrl node to scm_conf region
arm64: dts: ti: k3-am64: Add PCIe ctrl node to main_conf region
.../soc/ti/ti,j721e-system-controller.yaml | 5 ++++
arch/arm64/boot/dts/ti/k3-am64-main.dtsi | 7 ++++-
arch/arm64/boot/dts/ti/k3-j7200-main.dtsi | 7 ++++-
.../boot/dts/ti/k3-j721e-evm-pcie0-ep.dtso | 2 +-
arch/arm64/boot/dts/ti/k3-j721e-main.dtsi | 28 ++++++++++++++++---
.../boot/dts/ti/k3-j721s2-evm-pcie1-ep.dtso | 2 +-
arch/arm64/boot/dts/ti/k3-j721s2-main.dtsi | 7 ++++-
7 files changed, 49 insertions(+), 9 deletions(-)
--
2.39.2
next reply other threads:[~2024-10-16 23:36 UTC|newest]
Thread overview: 8+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-10-16 23:30 Andrew Davis [this message]
2024-10-16 23:30 ` [PATCH 1/5] dt-bindings: soc: ti: ti,j721e-system-controller: Add PCIe ctrl property Andrew Davis
2024-10-18 13:04 ` Rob Herring
2025-04-02 9:29 ` Jayesh Choudhary
2024-10-16 23:30 ` [PATCH 2/5] arm64: dts: ti: k3-j721e: Add PCIe ctrl node to scm_conf region Andrew Davis
2024-10-16 23:30 ` [PATCH 3/5] arm64: dts: ti: k3-j7200: " Andrew Davis
2024-10-16 23:30 ` [PATCH 4/5] arm64: dts: ti: k3-j721s2: " Andrew Davis
2024-10-16 23:30 ` [PATCH 5/5] arm64: dts: ti: k3-am64: Add PCIe ctrl node to main_conf region Andrew Davis
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20241016233044.240699-1-afd@ti.com \
--to=afd@ti.com \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=kristo@kernel.org \
--cc=krzysztof.kozlowski+dt@linaro.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=nm@ti.com \
--cc=robh+dt@kernel.org \
--cc=vigneshr@ti.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).