From: Rob Herring <robh@kernel.org>
To: Andrew Davis <afd@ti.com>
Cc: Nishanth Menon <nm@ti.com>, Vignesh Raghavendra <vigneshr@ti.com>,
Tero Kristo <kristo@kernel.org>,
Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>,
Conor Dooley <conor+dt@kernel.org>,
linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org,
linux-kernel@vger.kernel.org
Subject: Re: [PATCH 1/5] dt-bindings: soc: ti: ti,j721e-system-controller: Add PCIe ctrl property
Date: Fri, 18 Oct 2024 08:04:47 -0500 [thread overview]
Message-ID: <20241018130447.GA40439-robh@kernel.org> (raw)
In-Reply-To: <20241016233044.240699-2-afd@ti.com>
On Wed, Oct 16, 2024 at 06:30:40PM -0500, Andrew Davis wrote:
> Add a pattern property for pcie-ctrl which can be part of this controller.
>
> Signed-off-by: Andrew Davis <afd@ti.com>
> ---
> .../bindings/soc/ti/ti,j721e-system-controller.yaml | 5 +++++
> 1 file changed, 5 insertions(+)
>
> diff --git a/Documentation/devicetree/bindings/soc/ti/ti,j721e-system-controller.yaml b/Documentation/devicetree/bindings/soc/ti/ti,j721e-system-controller.yaml
> index 378e9cc5fac2a..2a64fc61d1262 100644
> --- a/Documentation/devicetree/bindings/soc/ti/ti,j721e-system-controller.yaml
> +++ b/Documentation/devicetree/bindings/soc/ti/ti,j721e-system-controller.yaml
> @@ -68,6 +68,11 @@ patternProperties:
> description:
> The node corresponding to SoC chip identification.
>
> + "^pcie-ctrl@[0-9a-f]+$":
> + type: object
> + description:
> + This is the PCIe control region.
What goes in this node?
> +
> required:
> - compatible
> - reg
> --
> 2.39.2
>
next prev parent reply other threads:[~2024-10-18 13:07 UTC|newest]
Thread overview: 8+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-10-16 23:30 [PATCH 0/5] Use ti,j784s4-pcie-ctrl for PCIe CTRL spaces Andrew Davis
2024-10-16 23:30 ` [PATCH 1/5] dt-bindings: soc: ti: ti,j721e-system-controller: Add PCIe ctrl property Andrew Davis
2024-10-18 13:04 ` Rob Herring [this message]
2025-04-02 9:29 ` Jayesh Choudhary
2024-10-16 23:30 ` [PATCH 2/5] arm64: dts: ti: k3-j721e: Add PCIe ctrl node to scm_conf region Andrew Davis
2024-10-16 23:30 ` [PATCH 3/5] arm64: dts: ti: k3-j7200: " Andrew Davis
2024-10-16 23:30 ` [PATCH 4/5] arm64: dts: ti: k3-j721s2: " Andrew Davis
2024-10-16 23:30 ` [PATCH 5/5] arm64: dts: ti: k3-am64: Add PCIe ctrl node to main_conf region Andrew Davis
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20241018130447.GA40439-robh@kernel.org \
--to=robh@kernel.org \
--cc=afd@ti.com \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=kristo@kernel.org \
--cc=krzysztof.kozlowski+dt@linaro.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=nm@ti.com \
--cc=vigneshr@ti.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).