linux-arm-kernel.lists.infradead.org archive mirror
 help / color / mirror / Atom feed
* [PATCH] clk: rockchip: rk3588: Add PLL rate for 1500 MHz
@ 2025-04-08  6:46 Alexander Shiyan
  2025-04-10 14:52 ` Heiko Stuebner
  0 siblings, 1 reply; 2+ messages in thread
From: Alexander Shiyan @ 2025-04-08  6:46 UTC (permalink / raw)
  To: linux-rockchip
  Cc: Michael Turquette, Stephen Boyd, Heiko Stuebner, linux-clk,
	linux-arm-kernel, Alexander Shiyan

At least one RK3588 clock (CPLL) uses 1.5 GHz, so let's add
that frequency to the PLL table.

Signed-off-by: Alexander Shiyan <eagle.alexander923@gmail.com>
---
 drivers/clk/rockchip/clk-rk3588.c | 1 +
 1 file changed, 1 insertion(+)

diff --git a/drivers/clk/rockchip/clk-rk3588.c b/drivers/clk/rockchip/clk-rk3588.c
index 4031733def4e..1694223f4f84 100644
--- a/drivers/clk/rockchip/clk-rk3588.c
+++ b/drivers/clk/rockchip/clk-rk3588.c
@@ -64,6 +64,7 @@ static struct rockchip_pll_rate_table rk3588_pll_rates[] = {
 	RK3588_PLL_RATE(1560000000, 2, 260, 1, 0),
 	RK3588_PLL_RATE(1536000000, 2, 256, 1, 0),
 	RK3588_PLL_RATE(1512000000, 2, 252, 1, 0),
+	RK3588_PLL_RATE(1500000000, 2, 250, 1, 0),
 	RK3588_PLL_RATE(1488000000, 2, 248, 1, 0),
 	RK3588_PLL_RATE(1464000000, 2, 244, 1, 0),
 	RK3588_PLL_RATE(1440000000, 2, 240, 1, 0),
-- 
2.39.1



^ permalink raw reply related	[flat|nested] 2+ messages in thread

* Re: [PATCH] clk: rockchip: rk3588: Add PLL rate for 1500 MHz
  2025-04-08  6:46 [PATCH] clk: rockchip: rk3588: Add PLL rate for 1500 MHz Alexander Shiyan
@ 2025-04-10 14:52 ` Heiko Stuebner
  0 siblings, 0 replies; 2+ messages in thread
From: Heiko Stuebner @ 2025-04-10 14:52 UTC (permalink / raw)
  To: linux-rockchip, Alexander Shiyan
  Cc: Heiko Stuebner, Michael Turquette, Stephen Boyd, linux-clk,
	linux-arm-kernel


On Tue, 08 Apr 2025 09:46:12 +0300, Alexander Shiyan wrote:
> At least one RK3588 clock (CPLL) uses 1.5 GHz, so let's add
> that frequency to the PLL table.
> 
> 

Applied, thanks!

[1/1] clk: rockchip: rk3588: Add PLL rate for 1500 MHz
      commit: 831a8ac72264426ccd0ee5d2b0d74491ea7d2bfb

Best regards,
-- 
Heiko Stuebner <heiko@sntech.de>


^ permalink raw reply	[flat|nested] 2+ messages in thread

end of thread, other threads:[~2025-04-10 15:42 UTC | newest]

Thread overview: 2+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2025-04-08  6:46 [PATCH] clk: rockchip: rk3588: Add PLL rate for 1500 MHz Alexander Shiyan
2025-04-10 14:52 ` Heiko Stuebner

This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).