From: "Clément Le Goffic" <legoffic.clement@gmail.com>
To: Krzysztof Kozlowski <krzk@kernel.org>,
Rob Herring <robh@kernel.org>,
Conor Dooley <conor+dt@kernel.org>,
Julius Werner <jwerner@chromium.org>,
Krzysztof Kozlowski <krzk+dt@kernel.org>,
Maxime Coquelin <mcoquelin.stm32@gmail.com>,
Alexandre Torgue <alexandre.torgue@foss.st.com>
Cc: linux-kernel@vger.kernel.org, devicetree@vger.kernel.org,
linux-stm32@st-md-mailman.stormreply.com,
linux-arm-kernel@lists.infradead.org,
"Clément Le Goffic" <legoffic.clement@gmail.com>,
"Clément Le Goffic" <clement.legoffic@foss.st.com>,
"Krzysztof Kozlowski" <krzysztof.kozlowski@linaro.org>
Subject: [PATCH v9 0/7] Add DDR4 memory-controller bindings and factorise LPDDR and DDR bindings
Date: Tue, 18 Nov 2025 16:07:56 +0100 [thread overview]
Message-ID: <20251118-b4-ddr-bindings-v9-0-a033ac5144da@gmail.com> (raw)
Introduce DDR4 bindings, which is the first DDR type to be added.
As the DDR and LPDDR use the same properties, factorise them in a
sdram-props bindings file and rename lpddr-channel into sdram-channel.
Changes in v9:
- In the ddr4 compatible pattern :
s/ddrX-YYYY,AAAA...,ZZ/ddrX-YYYY,AAAA...-ZZ/
The comma before the "ZZ" part has been replaced with a minus.
- Add information about how the compatible is constructed in the patch 2:
"dt-bindings: memory: introduce DDR4"
- Add Krzysztof Kozlowski's trailer on patch 1
- Link to v8: https://lore.kernel.org/r/20250930-b4-ddr-bindings-v8-0-fe4d8c015a50@gmail.com
Changes in v8:
- Globally fix typo/grammar in SDRAM props bindings:
- DDR4 bindings compatible description:
- s/lpddrX,YY,ZZZZ/lpddrX-YY,ZZZZ/
- s/in lower case/lowercase/
- s/statis/static/
- s/~/-/
- Add an "s" where a plural form is used (e.g. registers) in the DDR4
binding revision-id description
- Fix the number of chars that an SPD can contain in the part number
field.
- Link to v7: https://lore.kernel.org/r/20250922-b4-ddr-bindings-v7-0-b3dd20e54db6@gmail.com
The v7 is a subset of the v6 and other prior versions, split to simplify
the review and merging process.
Changes in v7:
- None
- Link to v6: https://lore.kernel.org/all/20250909-b4-ddrperfm-upstream-v6-5-ce082cc801b5@gmail.com/
Signed-off-by: Clément Le Goffic <legoffic.clement@gmail.com>
---
Clément Le Goffic (7):
dt-bindings: memory: factorise LPDDR props into SDRAM props
dt-bindings: memory: introduce DDR4
dt-bindings: memory: factorise LPDDR channel binding into SDRAM channel
dt-binding: memory: add DDR4 channel compatible
dt-bindings: memory: SDRAM channel: standardise node name
arm64: dts: st: add LPDDR channel to stm32mp257f-dk board
arm64: dts: st: add DDR channel to stm32mp257f-ev1 board
.../memory-controllers/ddr/jedec,ddr4.yaml | 34 ++++++++
.../memory-controllers/ddr/jedec,lpddr-props.yaml | 74 -----------------
.../memory-controllers/ddr/jedec,lpddr2.yaml | 2 +-
.../memory-controllers/ddr/jedec,lpddr3.yaml | 2 +-
.../memory-controllers/ddr/jedec,lpddr4.yaml | 2 +-
.../memory-controllers/ddr/jedec,lpddr5.yaml | 2 +-
...lpddr-channel.yaml => jedec,sdram-channel.yaml} | 40 ++++++---
.../memory-controllers/ddr/jedec,sdram-props.yaml | 94 ++++++++++++++++++++++
arch/arm64/boot/dts/st/stm32mp257f-dk.dts | 7 ++
arch/arm64/boot/dts/st/stm32mp257f-ev1.dts | 7 ++
10 files changed, 173 insertions(+), 91 deletions(-)
---
base-commit: e7c375b181600caf135cfd03eadbc45eb530f2cb
change-id: 20250922-b4-ddr-bindings-7161e3e0af56
Best regards,
--
Clément Le Goffic <legoffic.clement@gmail.com>
next reply other threads:[~2025-11-18 15:09 UTC|newest]
Thread overview: 9+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-11-18 15:07 Clément Le Goffic [this message]
2025-11-18 15:07 ` [PATCH v9 1/7] dt-bindings: memory: factorise LPDDR props into SDRAM props Clément Le Goffic
2025-11-18 15:07 ` [PATCH v9 2/7] dt-bindings: memory: introduce DDR4 Clément Le Goffic
2025-11-20 14:57 ` Rob Herring (Arm)
2025-11-18 15:07 ` [PATCH v9 3/7] dt-bindings: memory: factorise LPDDR channel binding into SDRAM channel Clément Le Goffic
2025-11-18 15:08 ` [PATCH v9 4/7] dt-binding: memory: add DDR4 channel compatible Clément Le Goffic
2025-11-18 15:08 ` [PATCH v9 5/7] dt-bindings: memory: SDRAM channel: standardise node name Clément Le Goffic
2025-11-18 15:08 ` [PATCH v9 6/7] arm64: dts: st: add LPDDR channel to stm32mp257f-dk board Clément Le Goffic
2025-11-18 15:08 ` [PATCH v9 7/7] arm64: dts: st: add DDR channel to stm32mp257f-ev1 board Clément Le Goffic
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20251118-b4-ddr-bindings-v9-0-a033ac5144da@gmail.com \
--to=legoffic.clement@gmail.com \
--cc=alexandre.torgue@foss.st.com \
--cc=clement.legoffic@foss.st.com \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=jwerner@chromium.org \
--cc=krzk+dt@kernel.org \
--cc=krzk@kernel.org \
--cc=krzysztof.kozlowski@linaro.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-stm32@st-md-mailman.stormreply.com \
--cc=mcoquelin.stm32@gmail.com \
--cc=robh@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).