* [PATCH] arm64: dts: rockchip: Fix wrong register range of rk3576 gpu
@ 2025-12-30 9:02 Chaoyi Chen
2026-01-05 7:55 ` Nicolas Frattaroli
2026-01-05 19:24 ` Sebastian Reichel
0 siblings, 2 replies; 6+ messages in thread
From: Chaoyi Chen @ 2025-12-30 9:02 UTC (permalink / raw)
To: Rob Herring, Krzysztof Kozlowski, Conor Dooley, Heiko Stuebner,
Nicolas Frattaroli, Chaoyi Chen, Kever Yang, Sebastian Reichel,
Cristian Ciocaltea, Frank Wang, Alexey Charkov, Liang Chen,
Finley Xiao, Elaine Zhang, Yifeng Zhao
Cc: devicetree, linux-arm-kernel, linux-rockchip, linux-kernel
From: Chaoyi Chen <chaoyi.chen@rock-chips.com>
According to RK3576 TRM part1 page13, the size of the GPU registers
is 128 KB.
Fixes: 57b1ce903966 ("arm64: dts: rockchip: Add rk3576 SoC base DT")
Signed-off-by: Chaoyi Chen <chaoyi.chen@rock-chips.com>
---
arch/arm64/boot/dts/rockchip/rk3576.dtsi | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/arch/arm64/boot/dts/rockchip/rk3576.dtsi b/arch/arm64/boot/dts/rockchip/rk3576.dtsi
index 6284e7bdc442..b375015f0662 100644
--- a/arch/arm64/boot/dts/rockchip/rk3576.dtsi
+++ b/arch/arm64/boot/dts/rockchip/rk3576.dtsi
@@ -1271,7 +1271,7 @@ power-domain@RK3576_PD_VO1 {
gpu: gpu@27800000 {
compatible = "rockchip,rk3576-mali", "arm,mali-bifrost";
- reg = <0x0 0x27800000 0x0 0x200000>;
+ reg = <0x0 0x27800000 0x0 0x20000>;
assigned-clocks = <&scmi_clk SCMI_CLK_GPU>;
assigned-clock-rates = <198000000>;
clocks = <&cru CLK_GPU>;
--
2.51.1
^ permalink raw reply related [flat|nested] 6+ messages in thread
* Re: [PATCH] arm64: dts: rockchip: Fix wrong register range of rk3576 gpu
2025-12-30 9:02 [PATCH] arm64: dts: rockchip: Fix wrong register range of rk3576 gpu Chaoyi Chen
@ 2026-01-05 7:55 ` Nicolas Frattaroli
2026-01-05 8:12 ` Chaoyi Chen
2026-01-05 19:24 ` Sebastian Reichel
1 sibling, 1 reply; 6+ messages in thread
From: Nicolas Frattaroli @ 2026-01-05 7:55 UTC (permalink / raw)
To: Rob Herring, Krzysztof Kozlowski, Conor Dooley, Heiko Stuebner,
Chaoyi Chen, Kever Yang, Sebastian Reichel, Cristian Ciocaltea,
Frank Wang, Alexey Charkov, Liang Chen, Finley Xiao, Elaine Zhang,
Yifeng Zhao, Chaoyi Chen
Cc: devicetree, linux-arm-kernel, linux-rockchip, linux-kernel
On Tuesday, 30 December 2025 10:02:46 Central European Standard Time Chaoyi Chen wrote:
> From: Chaoyi Chen <chaoyi.chen@rock-chips.com>
>
> According to RK3576 TRM part1 page13, the size of the GPU registers
> is 128 KB.
>
> Fixes: 57b1ce903966 ("arm64: dts: rockchip: Add rk3576 SoC base DT")
> Signed-off-by: Chaoyi Chen <chaoyi.chen@rock-chips.com>
> ---
> arch/arm64/boot/dts/rockchip/rk3576.dtsi | 2 +-
> 1 file changed, 1 insertion(+), 1 deletion(-)
>
> diff --git a/arch/arm64/boot/dts/rockchip/rk3576.dtsi b/arch/arm64/boot/dts/rockchip/rk3576.dtsi
> index 6284e7bdc442..b375015f0662 100644
> --- a/arch/arm64/boot/dts/rockchip/rk3576.dtsi
> +++ b/arch/arm64/boot/dts/rockchip/rk3576.dtsi
> @@ -1271,7 +1271,7 @@ power-domain@RK3576_PD_VO1 {
>
> gpu: gpu@27800000 {
> compatible = "rockchip,rk3576-mali", "arm,mali-bifrost";
> - reg = <0x0 0x27800000 0x0 0x200000>;
> + reg = <0x0 0x27800000 0x0 0x20000>;
> assigned-clocks = <&scmi_clk SCMI_CLK_GPU>;
> assigned-clock-rates = <198000000>;
> clocks = <&cru CLK_GPU>;
>
This is only true if you only consider the GPU_CONTROL and
JOB_CONTROL register ranges, and leave out the MMU_STAGE1
and MMU_STAGE2 ranges. I don't know if those need to be
mapped, since the MMU control registers are < 0x2000.
What do other bifrost devices do?
Kind regards,
Nicolas Frattaroli
^ permalink raw reply [flat|nested] 6+ messages in thread
* Re: [PATCH] arm64: dts: rockchip: Fix wrong register range of rk3576 gpu
2026-01-05 7:55 ` Nicolas Frattaroli
@ 2026-01-05 8:12 ` Chaoyi Chen
2026-01-05 8:13 ` Nicolas Frattaroli
0 siblings, 1 reply; 6+ messages in thread
From: Chaoyi Chen @ 2026-01-05 8:12 UTC (permalink / raw)
To: Nicolas Frattaroli, Rob Herring, Krzysztof Kozlowski,
Conor Dooley, Heiko Stuebner, Chaoyi Chen, Kever Yang,
Sebastian Reichel, Cristian Ciocaltea, Frank Wang, Alexey Charkov,
Liang Chen, Finley Xiao, Elaine Zhang, Yifeng Zhao
Cc: devicetree, linux-arm-kernel, linux-rockchip, linux-kernel
Hello Nicolas,
On 1/5/2026 3:55 PM, Nicolas Frattaroli wrote:
> On Tuesday, 30 December 2025 10:02:46 Central European Standard Time Chaoyi Chen wrote:
>> From: Chaoyi Chen <chaoyi.chen@rock-chips.com>
>>
>> According to RK3576 TRM part1 page13, the size of the GPU registers
>> is 128 KB.
>>
>> Fixes: 57b1ce903966 ("arm64: dts: rockchip: Add rk3576 SoC base DT")
>> Signed-off-by: Chaoyi Chen <chaoyi.chen@rock-chips.com>
>> ---
>> arch/arm64/boot/dts/rockchip/rk3576.dtsi | 2 +-
>> 1 file changed, 1 insertion(+), 1 deletion(-)
>>
>> diff --git a/arch/arm64/boot/dts/rockchip/rk3576.dtsi b/arch/arm64/boot/dts/rockchip/rk3576.dtsi
>> index 6284e7bdc442..b375015f0662 100644
>> --- a/arch/arm64/boot/dts/rockchip/rk3576.dtsi
>> +++ b/arch/arm64/boot/dts/rockchip/rk3576.dtsi
>> @@ -1271,7 +1271,7 @@ power-domain@RK3576_PD_VO1 {
>>
>> gpu: gpu@27800000 {
>> compatible = "rockchip,rk3576-mali", "arm,mali-bifrost";
>> - reg = <0x0 0x27800000 0x0 0x200000>;
>> + reg = <0x0 0x27800000 0x0 0x20000>;
>> assigned-clocks = <&scmi_clk SCMI_CLK_GPU>;
>> assigned-clock-rates = <198000000>;
>> clocks = <&cru CLK_GPU>;
>>
>
> This is only true if you only consider the GPU_CONTROL and
> JOB_CONTROL register ranges, and leave out the MMU_STAGE1
> and MMU_STAGE2 ranges. I don't know if those need to be
> mapped, since the MMU control registers are < 0x2000.
>
> What do other bifrost devices do?
>
I don't quite understand your point. And this size is 0x20000,
not 0x2000. Before the change it was 0x200000, which overlaps the
address space of some hardware that comes after it like JPEG.
Could you explain it again? Thank you.
> Kind regards,
> Nicolas Frattaroli
>
>
>
--
Best,
Chaoyi
--
Best,
Chaoyi
^ permalink raw reply [flat|nested] 6+ messages in thread
* Re: [PATCH] arm64: dts: rockchip: Fix wrong register range of rk3576 gpu
2026-01-05 8:12 ` Chaoyi Chen
@ 2026-01-05 8:13 ` Nicolas Frattaroli
0 siblings, 0 replies; 6+ messages in thread
From: Nicolas Frattaroli @ 2026-01-05 8:13 UTC (permalink / raw)
To: Rob Herring, Krzysztof Kozlowski, Conor Dooley, Heiko Stuebner,
Chaoyi Chen, Kever Yang, Sebastian Reichel, Cristian Ciocaltea,
Frank Wang, Alexey Charkov, Liang Chen, Finley Xiao, Elaine Zhang,
Yifeng Zhao, Chaoyi Chen
Cc: devicetree, linux-arm-kernel, linux-rockchip, linux-kernel
On Monday, 5 January 2026 09:12:00 Central European Standard Time Chaoyi Chen wrote:
> Hello Nicolas,
>
> On 1/5/2026 3:55 PM, Nicolas Frattaroli wrote:
> > On Tuesday, 30 December 2025 10:02:46 Central European Standard Time Chaoyi Chen wrote:
> >> From: Chaoyi Chen <chaoyi.chen@rock-chips.com>
> >>
> >> According to RK3576 TRM part1 page13, the size of the GPU registers
> >> is 128 KB.
> >>
> >> Fixes: 57b1ce903966 ("arm64: dts: rockchip: Add rk3576 SoC base DT")
> >> Signed-off-by: Chaoyi Chen <chaoyi.chen@rock-chips.com>
> >> ---
> >> arch/arm64/boot/dts/rockchip/rk3576.dtsi | 2 +-
> >> 1 file changed, 1 insertion(+), 1 deletion(-)
> >>
> >> diff --git a/arch/arm64/boot/dts/rockchip/rk3576.dtsi b/arch/arm64/boot/dts/rockchip/rk3576.dtsi
> >> index 6284e7bdc442..b375015f0662 100644
> >> --- a/arch/arm64/boot/dts/rockchip/rk3576.dtsi
> >> +++ b/arch/arm64/boot/dts/rockchip/rk3576.dtsi
> >> @@ -1271,7 +1271,7 @@ power-domain@RK3576_PD_VO1 {
> >>
> >> gpu: gpu@27800000 {
> >> compatible = "rockchip,rk3576-mali", "arm,mali-bifrost";
> >> - reg = <0x0 0x27800000 0x0 0x200000>;
> >> + reg = <0x0 0x27800000 0x0 0x20000>;
> >> assigned-clocks = <&scmi_clk SCMI_CLK_GPU>;
> >> assigned-clock-rates = <198000000>;
> >> clocks = <&cru CLK_GPU>;
> >>
> >
> > This is only true if you only consider the GPU_CONTROL and
> > JOB_CONTROL register ranges, and leave out the MMU_STAGE1
> > and MMU_STAGE2 ranges. I don't know if those need to be
> > mapped, since the MMU control registers are < 0x2000.
> >
> > What do other bifrost devices do?
> >
>
> I don't quite understand your point. And this size is 0x20000,
> not 0x2000. Before the change it was 0x200000, which overlaps the
> address space of some hardware that comes after it like JPEG.
>
> Could you explain it again? Thank you.
Oops, I misread. You are correct, there's one too many zeroes,
and I thought you removed one too many. :)
Reviewed-by: Nicolas Frattaroli <nicolas.frattaroli@collabora.com>
>
> > Kind regards,
> > Nicolas Frattaroli
> >
> >
> >
>
>
^ permalink raw reply [flat|nested] 6+ messages in thread
* Re: [PATCH] arm64: dts: rockchip: Fix wrong register range of rk3576 gpu
2025-12-30 9:02 [PATCH] arm64: dts: rockchip: Fix wrong register range of rk3576 gpu Chaoyi Chen
2026-01-05 7:55 ` Nicolas Frattaroli
@ 2026-01-05 19:24 ` Sebastian Reichel
2026-01-06 1:13 ` Chaoyi Chen
1 sibling, 1 reply; 6+ messages in thread
From: Sebastian Reichel @ 2026-01-05 19:24 UTC (permalink / raw)
To: Chaoyi Chen
Cc: Rob Herring, Krzysztof Kozlowski, Conor Dooley, Heiko Stuebner,
Nicolas Frattaroli, Chaoyi Chen, Kever Yang, Cristian Ciocaltea,
Frank Wang, Alexey Charkov, Liang Chen, Finley Xiao, Elaine Zhang,
Yifeng Zhao, devicetree, linux-arm-kernel, linux-rockchip,
linux-kernel
[-- Attachment #1: Type: text/plain, Size: 1626 bytes --]
Hi,
On Tue, Dec 30, 2025 at 05:02:46PM +0800, Chaoyi Chen wrote:
> From: Chaoyi Chen <chaoyi.chen@rock-chips.com>
>
> According to RK3576 TRM part1 page13, the size of the GPU registers
> is 128 KB.
RK3576 TRM V1.2 has the address mapping on page 15. Maybe just
reference "Table 1-1 Address Mapping" instead of giving a page
number?
I think it makes sense to add the following extra text:
The current mapping incorrectly includes the addresses of multiple
following IP like the eInk interface at 0x27900000. This has not
been detected by the DT tooling as none of the extra mapped IP is
described in the upstream RK3576 DT so far.
> Fixes: 57b1ce903966 ("arm64: dts: rockchip: Add rk3576 SoC base DT")
> Signed-off-by: Chaoyi Chen <chaoyi.chen@rock-chips.com>
> ---
Reviewed-by: Sebastian Reichel <sebastian.reichel@collabora.com>
Greetings,
-- Sebastian
> arch/arm64/boot/dts/rockchip/rk3576.dtsi | 2 +-
> 1 file changed, 1 insertion(+), 1 deletion(-)
>
> diff --git a/arch/arm64/boot/dts/rockchip/rk3576.dtsi b/arch/arm64/boot/dts/rockchip/rk3576.dtsi
> index 6284e7bdc442..b375015f0662 100644
> --- a/arch/arm64/boot/dts/rockchip/rk3576.dtsi
> +++ b/arch/arm64/boot/dts/rockchip/rk3576.dtsi
> @@ -1271,7 +1271,7 @@ power-domain@RK3576_PD_VO1 {
>
> gpu: gpu@27800000 {
> compatible = "rockchip,rk3576-mali", "arm,mali-bifrost";
> - reg = <0x0 0x27800000 0x0 0x200000>;
> + reg = <0x0 0x27800000 0x0 0x20000>;
> assigned-clocks = <&scmi_clk SCMI_CLK_GPU>;
> assigned-clock-rates = <198000000>;
> clocks = <&cru CLK_GPU>;
> --
> 2.51.1
>
[-- Attachment #2: signature.asc --]
[-- Type: application/pgp-signature, Size: 833 bytes --]
^ permalink raw reply [flat|nested] 6+ messages in thread
* Re: [PATCH] arm64: dts: rockchip: Fix wrong register range of rk3576 gpu
2026-01-05 19:24 ` Sebastian Reichel
@ 2026-01-06 1:13 ` Chaoyi Chen
0 siblings, 0 replies; 6+ messages in thread
From: Chaoyi Chen @ 2026-01-06 1:13 UTC (permalink / raw)
To: Sebastian Reichel, Chaoyi Chen
Cc: Rob Herring, Krzysztof Kozlowski, Conor Dooley, Heiko Stuebner,
Nicolas Frattaroli, Kever Yang, Cristian Ciocaltea, Frank Wang,
Alexey Charkov, Liang Chen, Finley Xiao, Elaine Zhang,
Yifeng Zhao, devicetree, linux-arm-kernel, linux-rockchip,
linux-kernel
Hi Sebasitian,
On 1/6/2026 3:24 AM, Sebastian Reichel wrote:
> Hi,
>
> On Tue, Dec 30, 2025 at 05:02:46PM +0800, Chaoyi Chen wrote:
>> From: Chaoyi Chen <chaoyi.chen@rock-chips.com>
>>
>> According to RK3576 TRM part1 page13, the size of the GPU registers
>> is 128 KB.
>
> RK3576 TRM V1.2 has the address mapping on page 15. Maybe just
> reference "Table 1-1 Address Mapping" instead of giving a page
> number?
>
> I think it makes sense to add the following extra text:
>
> The current mapping incorrectly includes the addresses of multiple
> following IP like the eInk interface at 0x27900000. This has not
> been detected by the DT tooling as none of the extra mapped IP is
> described in the upstream RK3576 DT so far.
>
I will add these info in v2. Thank you :)
>> Fixes: 57b1ce903966 ("arm64: dts: rockchip: Add rk3576 SoC base DT")
>> Signed-off-by: Chaoyi Chen <chaoyi.chen@rock-chips.com>
>> ---
>
> Reviewed-by: Sebastian Reichel <sebastian.reichel@collabora.com>
>
> Greetings,
>
> -- Sebastian
>
>> arch/arm64/boot/dts/rockchip/rk3576.dtsi | 2 +-
>> 1 file changed, 1 insertion(+), 1 deletion(-)
>>
>> diff --git a/arch/arm64/boot/dts/rockchip/rk3576.dtsi b/arch/arm64/boot/dts/rockchip/rk3576.dtsi
>> index 6284e7bdc442..b375015f0662 100644
>> --- a/arch/arm64/boot/dts/rockchip/rk3576.dtsi
>> +++ b/arch/arm64/boot/dts/rockchip/rk3576.dtsi
>> @@ -1271,7 +1271,7 @@ power-domain@RK3576_PD_VO1 {
>>
>> gpu: gpu@27800000 {
>> compatible = "rockchip,rk3576-mali", "arm,mali-bifrost";
>> - reg = <0x0 0x27800000 0x0 0x200000>;
>> + reg = <0x0 0x27800000 0x0 0x20000>;
>> assigned-clocks = <&scmi_clk SCMI_CLK_GPU>;
>> assigned-clock-rates = <198000000>;
>> clocks = <&cru CLK_GPU>;
>> --
>> 2.51.1
>>
--
Best,
Chaoyi
^ permalink raw reply [flat|nested] 6+ messages in thread
end of thread, other threads:[~2026-01-06 1:14 UTC | newest]
Thread overview: 6+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2025-12-30 9:02 [PATCH] arm64: dts: rockchip: Fix wrong register range of rk3576 gpu Chaoyi Chen
2026-01-05 7:55 ` Nicolas Frattaroli
2026-01-05 8:12 ` Chaoyi Chen
2026-01-05 8:13 ` Nicolas Frattaroli
2026-01-05 19:24 ` Sebastian Reichel
2026-01-06 1:13 ` Chaoyi Chen
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).