From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 3F6FFC43458 for ; Tue, 30 Jun 2026 09:27:09 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender:List-Subscribe:List-Help :List-Post:List-Archive:List-Unsubscribe:List-Id:Content-Transfer-Encoding: MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:Cc:To:From: Reply-To:Content-Type:Content-ID:Content-Description:Resent-Date:Resent-From: Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=10sYi/tVtIvvMUUKo7OG02Z+QG9MfHpevI/v5pXPRvs=; b=MjVOzqCdd8Jr4suG5yrRmiuwVp POm3TGP6mwLGRRe4d5fBC94e73fcn8GRssfPGT0XTS35NCPmeeh8fI8ePU4ofQLmg2cHwLhMp8qKC 0cd1c98mNxu6qjgG7DBoLMqr9NpSNsv+6k+2TcaEWryFaqy4c6DLbyLZfGR52jKSa6PbrcepI2Qm0 R5K0ZVLuFswMOOU42OSUhUIfgme+GLC0v1NDNdm4C0CYlxyFMZUKMW5pmX7be8X5d4dVjis/JgAOB v9k9SAQZnagUbhVfhm2w60U3DuS8aDT01XTiJ/08XPEbfG0PnBNctJV+uUXH+W3iJibde/2Y4lj5Z vH1znsbg==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.99.1 #2 (Red Hat Linux)) id 1weUk8-0000000GPj0-45Nt; Tue, 30 Jun 2026 09:27:00 +0000 Received: from mail-wm1-x32b.google.com ([2a00:1450:4864:20::32b]) by bombadil.infradead.org with esmtps (Exim 4.99.1 #2 (Red Hat Linux)) id 1weUjx-0000000GPWd-4677 for linux-arm-kernel@lists.infradead.org; Tue, 30 Jun 2026 09:26:51 +0000 Received: by mail-wm1-x32b.google.com with SMTP id 5b1f17b1804b1-493ba729dbdso2275415e9.3 for ; Tue, 30 Jun 2026 02:26:49 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1782811608; x=1783416408; darn=lists.infradead.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=10sYi/tVtIvvMUUKo7OG02Z+QG9MfHpevI/v5pXPRvs=; b=GcS3zidVZvmkwBdK9BP6xYUkIvKOUU2lk/LgfU4NFy1XQWeUFNNHRdYQ0FWAIoJGyE 4eBQJ2rneGqzXfuG3tGLV0o3KHPxXg5UIY6QU317S8cVIJ9a/2S4s6i17y/9xEfINarq jXIchwSQPh04MRIpT9K9gZ1EDsVLgn10ZrHrs= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1782811608; x=1783416408; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=10sYi/tVtIvvMUUKo7OG02Z+QG9MfHpevI/v5pXPRvs=; b=qpd1Is3wlMKpwmEcZ1NqUNZiXwUUI9YdJe+GIxjZD9iXF5CVhjjj+pq/pZ+Pk39EdS t9G29CkTbhAeC8nbNE1KnzXDh6UxABsug9hhlWey3eP7D0Bv1MJSAhZDYZvwbGMvgWuC sSvIyJTgqXk7Re+kFcXmA3AysOUyQyufGTbw+IIe2rxjBKakB5PtHvJXqxnLULvgS4+b 9oKIjeC/hcgOwmjrQhta+lgWUdlr38OpZ2VaVFEPsvsBRDZIsR/fonReQo8J/VuwWWRv ehYoldXBepRBDLSKoH7so4SHJaPPiHoHaWV2mSja/kZf81qf2eKZ/D21h/OPAbVsBCMK VsdQ== X-Forwarded-Encrypted: i=1; AFNElJ9uBcn1cndVYWlRo7OEEXTpXoI9sVkaDMWWcfaDLJLYVfRcdyEq/LNK4QXyxgURAd7kaP5GE8k9j7k3qsK6aa7V@lists.infradead.org X-Gm-Message-State: AOJu0Yx2nry1kWpbCXA/ql8a9q1uZjcI19kzd5gLCXN9XRLJln+OJlnP 2gNCGK+9IW2eC5yQZ8GLtB697BeU00+hYRCAJNz+UUKczDgUhDZdmpKuyGEYtxg4KYs= X-Gm-Gg: AfdE7clgmesaDQWNsnDanVm31Z6s1Rg9290jc6kVkrfacck9/cmz+6O2qkMdr70oDAO Sm6M4lN/Oocp1rsVVfMbfbHqHQJqseQ2QRtM6GdrP7y1ntaqp/o9VYNV3jfWSZkXLWeaoGviGMv VJfa6gXFD0UvCbkzsUGZe4yUET+95HzferIqHq9lGoGxMChT1iCWhBaK/v4R7PDM0+l/QDEh2G3 IRD9OgUVoWVh4kx8WnKMOu0ZtNdVpGqIb1M3OnWmNcSUMPbjmzIV1fovEDQ13es7b6Xr3mxBMIj wFemkPAyw5G//EAcCePZNGSyR0xgG5jSIBo+a4sJwWPQbFNPEXjiJ8+hi5s2iNjBulsH/EPkFHz s86AytJtwvW7zDPDxvQ4VWtY1MiEpSUilOFwbO8kaps+aNeo/MDBWYxqoQ7oP9b08nGw+bGw0MO fJoIglOVLjt5U8z3m1WxeWYO3WHI+c8C2ARvgXzmsV6qdyVphPjWEzWBgmvDYh8fTXcrNnfgj+G ssTdM9lH9RHCLqzATcwg8IGVpDsDQldE+0LCxjX+vJ+i4B7fqAAJt/vCt1jgBoNeec4ppySBZ38 OuQvFkDi6zp36A== X-Received: by 2002:a05:600c:528c:b0:493:af0d:484c with SMTP id 5b1f17b1804b1-493b82d4b0fmr42650855e9.34.1782811608092; Tue, 30 Jun 2026 02:26:48 -0700 (PDT) Received: from dario-ThinkPad-P14s-Gen-5.homenet.telecomitalia.it (host-82-48-44-238.retail.telecomitalia.it. [82.48.44.238]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-47567a6f0ddsm5669083f8f.37.2026.06.30.02.26.46 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 30 Jun 2026 02:26:47 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, francesco.utel@engicam.com, michael@amarulasolutions.com, domenico.acri@engicam.com, Dario Binacchi , Alexandre Torgue , Conor Dooley , Krzysztof Kozlowski , Maxime Coquelin , Rob Herring , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-stm32@st-md-mailman.stormreply.com Subject: [PATCH v6 07/16] arm64: dts: st: add ltdc pins for stm32mp25 Date: Tue, 30 Jun 2026 11:24:36 +0200 Message-ID: <20260630092628.1695560-8-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260630092628.1695560-1-dario.binacchi@amarulasolutions.com> References: <20260630092628.1695560-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.9.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20260630_022650_045851_823F8887 X-CRM114-Status: GOOD ( 10.74 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Add the LTDC pins used on MicroGEA-STM32MP257-RMM board. Signed-off-by: Dario Binacchi --- (no changes since v5) Changes in v5: - Increase slew-rate to <1> to support the 27 MHz pixel clock and prevent timing violations. Suggested by Sashiko arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi | 71 +++++++++++++++++++ 1 file changed, 71 insertions(+) diff --git a/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi b/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi index db485b9ed904..50f454630cf2 100644 --- a/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi +++ b/arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi @@ -260,6 +260,77 @@ pins { }; }; + /omit-if-no-ref/ + ltdc_pins_a: ltdc-0 { + pins { + pinmux = , /* LCD_CLK */ + , /* LCD_HSYNC */ + , /* LCD_VSYNC */ + , /* LCD_DE */ + , /* LCD_R0 */ + , /* LCD_R1 */ + , /* LCD_R2 */ + , /* LCD_R3 */ + , /* LCD_R4 */ + , /* LCD_R5 */ + , /* LCD_R6 */ + , /* LCD_R7 */ + , /* LCD_G0 */ + , /* LCD_G1 */ + , /* LCD_G2 */ + , /* LCD_G3 */ + , /* LCD_G4 */ + , /* LCD_G5 */ + , /* LCD_G6 */ + , /* LCD_G7 */ + , /* LCD_B0 */ + , /* LCD_B1 */ + , /* LCD_B2 */ + , /* LCD_B3 */ + , /* LCD_B4 */ + , /* LCD_B5 */ + , /* LCD_B6 */ + ; /* LCD_B7 */ + bias-disable; + drive-push-pull; + slew-rate = <1>; + }; + }; + + /omit-if-no-ref/ + ltdc_sleep_pins_a: ltdc-sleep-0 { + pins { + pinmux = , /* LCD_CLK */ + , /* LCD_HSYNC */ + , /* LCD_VSYNC */ + , /* LCD_DE */ + , /* LCD_R0 */ + , /* LCD_R1 */ + , /* LCD_R2 */ + , /* LCD_R3 */ + , /* LCD_R4 */ + , /* LCD_R5 */ + , /* LCD_R6 */ + , /* LCD_R7 */ + , /* LCD_G0 */ + , /* LCD_G1 */ + , /* LCD_G2 */ + , /* LCD_G3 */ + , /* LCD_G4 */ + , /* LCD_G5 */ + , /* LCD_G6 */ + , /* LCD_G7 */ + , /* LCD_B0 */ + , /* LCD_B1 */ + , /* LCD_B2 */ + , /* LCD_B3 */ + , /* LCD_B4 */ + , /* LCD_B5 */ + , /* LCD_B6 */ + ; /* LCD_B7 */ + }; + }; + /omit-if-no-ref/ ospi_port1_clk_pins_a: ospi-port1-clk-0 { pins { -- 2.43.0