From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 76D78C4451C for ; Fri, 17 Jul 2026 16:42:13 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender:List-Subscribe:List-Help :List-Post:List-Archive:List-Unsubscribe:List-Id:Content-Transfer-Encoding: MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:Cc:To:From: Reply-To:Content-Type:Content-ID:Content-Description:Resent-Date:Resent-From: Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=qnd4qpp2azkxFnT2IbU2aZLbJ87tRh7KRsXF70B98Xk=; b=cSQx4JlZy2UMQ2cam4aeJPjCx1 UxaQwb2s8yN5hrOiRa7bIyfNTM0PgekaQ0e7oGJJyuQEbAsZhmDWnMU53Kj0vjynjMWge4h8PkH54 ar9AY+VLbt5jNfAYad6iJ+waEBdz7+ju/A8uvIRJyCkA620zVwQMaDKq9nNPEbhgukb/RDRAfnrRr LTzCgDoLGfoqBAJQrbRMkeoubrfcLm70htrs1q1q3lxEDh0h8yL9EWJXnPsr+7EWFY/JYwN2aFtPH 3xsKlC4uNysbv78JRpKgJZaG69GBTsc59hXMvsfoxqpe8PN1g2r2DsRFEmSWjp8rW/nQ9K0V1J0oA I6WWrEtw==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.99.1 #2 (Red Hat Linux)) id 1wkldV-00000002lJw-3xu5; Fri, 17 Jul 2026 16:42:05 +0000 Received: from mail-ej1-x633.google.com ([2a00:1450:4864:20::633]) by bombadil.infradead.org with esmtps (Exim 4.99.1 #2 (Red Hat Linux)) id 1wkldR-00000002lEs-2crJ for linux-arm-kernel@lists.infradead.org; Fri, 17 Jul 2026 16:42:03 +0000 Received: by mail-ej1-x633.google.com with SMTP id a640c23a62f3a-c16794450aeso402272066b.2 for ; Fri, 17 Jul 2026 09:42:01 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1784306520; x=1784911320; darn=lists.infradead.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=qnd4qpp2azkxFnT2IbU2aZLbJ87tRh7KRsXF70B98Xk=; b=WgIQ27XCCQeV8uYhP56R6J0/0lxKqXF8VxNa5asRA1el+k8NFqqTjnBQbqQ3oFbLTk zExyEOJotx3cOxKOvDTOR0XXAnaApQ2QjD8MyV3OdRZo/vln+yMCidzp8WYdW29Z88qd nPlsQHWuN8RYj/cJAYkpuiHxH9vUffCUsGNpFU6Gut+uDC5jstQ19w6b6QCUhgmSl4So wy9w4VJ+kyFirRp+pSUnxrUTDcB5ZUMFiBXZJmWaK57vyffsYOufIyQmNoM768ebOXkn 6O9T/XO7uV6KQgxTj2JBtO3zDgFHcNEQilvkuLriP2dogrd1WauwyuwpHN0ZZo1xlFvl Z6RA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1784306520; x=1784911320; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=qnd4qpp2azkxFnT2IbU2aZLbJ87tRh7KRsXF70B98Xk=; b=o8cAo3Ht+UWg7ppdJWR5VhlJ0YZ9Lgc63xzLsEJWqHxSLr2U1vsgaMF/mebUiuHAJS RLzdbBm9QAtdPyeV+BVb5TOzLbTNHNT3QBTeWCon+NmJ/EZAjBZaH2XQzDUCTBsuApmx dJQ2tWrt16SrU1Mcg7PdplDv0IkgGYODBebFOg72zAyYUJs4ybJms1ncnZtD3IlVe7xG H8MjSzdMr+tGlTF3t3qSTdjiG8A5g6tD2rJE7WFeD+UWp90MjFFit8VKpuuQ8eeV/7gb N5+UbBuZLVOd83oTgyxbOVaSdtrRay73ErzEvBPywQ3n0sQD3xZEjNEnLyQKWRgjphgu uahQ== X-Forwarded-Encrypted: i=1; AHgh+RqgHCw82kXuZ9S+J4SK16FyXso8DMFbb6IV/LuWWKunOvRQF6hPXM8irTwh7UEJmczEA7PGwXPr0zk31OPSN0I3@lists.infradead.org X-Gm-Message-State: AOJu0YzBQU+QqH8j7cbPf7CV+ZjBEb/rHPkPjlh2Hh8tBTHJXFZhrfPX Jj5JnfJ/5TXs22DxlQTnPz9Tb6DFd6pfrwbV1PDkCaHos8p//7AzXa/d X-Gm-Gg: AfdE7clj5ENoLiP9EXWT+JvL1RWFSW8BzsDmNjDFv/FP64RK6TK7cDYGP2mhhglq+tg QfsqfhiNo7jpY3DYBoRJHYnzdX4p7eIL+uhKyDXAjsDM2aXx1rAynk3Teq6zVI9DTC+rS4kFzQB mNtzHP5clPURC7AT/LfVJf+H6JRUFrC1BORvabc7FIp7qnusQ6tBqOh58OEr7mQpS+drr0HBBwd n1a+iwDBRPYdgFybixJowaTnDvIrTV6DKOe0BiYG5gHopKwyaxz7+pQOtabV8QKL797Wsq+QQSB wcAiIfqj62v1++PWdzDi/1c8E3ZYPG9i4865357pLtU7DwZp5aPJVnW41kjSEnUdhapOojYoe2y zEeQecqjGhaysXONwgr4q9BlLrNajE3T6HX0Zbaxtd+lfpt9Xp0nLXSE2nKLWQN+krOpYWvAsd6 vy0wgpAteF X-Received: by 2002:a17:907:db02:b0:c12:8b1c:454f with SMTP id a640c23a62f3a-c16b457b132mr151894766b.2.1784306519677; Fri, 17 Jul 2026 09:41:59 -0700 (PDT) Received: from luca-vm.. ([109.52.116.145]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-c1705912972sm105880366b.14.2026.07.17.09.41.58 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 17 Jul 2026 09:41:59 -0700 (PDT) From: Luca Leonardo Scorcia To: linux-mediatek@lists.infradead.org Cc: Luca Leonardo Scorcia , Wim Van Sebroeck , Guenter Roeck , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Matthias Brugger , AngeloGioacchino Del Regno , Philipp Zabel , linux-watchdog@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org Subject: [PATCH v2 4/7] dt-bindings: reset: Add reset controller constants for mt8167 Date: Fri, 17 Jul 2026 18:39:15 +0200 Message-ID: <20260717163959.714561-5-l.scorcia@gmail.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260717163959.714561-1-l.scorcia@gmail.com> References: <20260717163959.714561-1-l.scorcia@gmail.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.9.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20260717_094201_683138_EBBB196D X-CRM114-Status: GOOD ( 12.63 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Add the various bits that identify watchdog and mmsys resets. IDs for mmsys resets restart from zero as they are used in a different device. Signed-off-by: Luca Leonardo Scorcia --- .../reset/mediatek,mt8167-resets.h | 53 +++++++++++++++++++ 1 file changed, 53 insertions(+) create mode 100644 include/dt-bindings/reset/mediatek,mt8167-resets.h diff --git a/include/dt-bindings/reset/mediatek,mt8167-resets.h b/include/dt-bindings/reset/mediatek,mt8167-resets.h new file mode 100644 index 000000000000..85d2d0e99c68 --- /dev/null +++ b/include/dt-bindings/reset/mediatek,mt8167-resets.h @@ -0,0 +1,53 @@ +/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-3-Clause) */ +#ifndef _DT_BINDINGS_RESET_CONTROLLER_MT8167 +#define _DT_BINDINGS_RESET_CONTROLLER_MT8167 + +/* TOPRGU resets, these are actual bits in the register */ +#define MT8167_TOPRGU_DDRPHY_FLASH_RST 0 +#define MT8167_TOPRGU_AUD_PAD_RST 1 +#define MT8167_TOPRGU_MM_RST 2 +#define MT8167_TOPRGU_MFG_RST 3 +#define MT8167_TOPRGU_MDSYS_RST 4 +#define MT8167_TOPRGU_CONN_RST 5 +#define MT8167_TOPRGU_PAD2CAM_DIG_MIPI_RX_RST 6 +#define MT8167_TOPRGU_DIG_MIPI_TX_RST 7 +#define MT8167_TOPRGU_SPI_PAD_MACRO_RST 8 +/* bit 9 is reserved, unused according to data sheet */ +#define MT8167_TOPRGU_APMIXED_RST 10 +#define MT8167_TOPRGU_VDEC_RST 11 +#define MT8167_TOPRGU_CONN_MCU_RST 12 +#define MT8167_TOPRGU_EFUSE_RST 13 +#define MT8167_TOPRGU_PWRAP_SPICTL_RST 14 +#define MT8167_TOPRGU_SW_RST_NUM 15 + +/* MMSYS resets, these are IDs */ +#define MT8167_MMSYS_SW0_RST_B_SMI_COMMON 0 +#define MT8167_MMSYS_SW0_RST_B_SMI_LARB0 1 +#define MT8167_MMSYS_SW0_RST_B_CAM_MDP 2 +#define MT8167_MMSYS_SW0_RST_B_MDP_RDMA0 3 +#define MT8167_MMSYS_SW0_RST_B_MDP_RSZ0 4 +#define MT8167_MMSYS_SW0_RST_B_MDP_RSZ1 5 +#define MT8167_MMSYS_SW0_RST_B_MDP_TDSHP0 6 +#define MT8167_MMSYS_SW0_RST_B_MDP_WDMA 7 +#define MT8167_MMSYS_SW0_RST_B_MDP_WROT0 8 +#define MT8167_MMSYS_SW0_RST_B_FAKE_ENG 9 +#define MT8167_MMSYS_SW0_RST_B_MUTEX 10 +#define MT8167_MMSYS_SW0_RST_B_DISP_OVL0 11 +#define MT8167_MMSYS_SW0_RST_B_DISP_RDMA0 12 +#define MT8167_MMSYS_SW0_RST_B_DISP_RDMA1 13 +#define MT8167_MMSYS_SW0_RST_B_DISP_WDMA0 14 +#define MT8167_MMSYS_SW0_RST_B_DISP_COLOR 15 +#define MT8167_MMSYS_SW0_RST_B_DISP_CCORR 16 +#define MT8167_MMSYS_SW0_RST_B_DISP_AAL 17 +#define MT8167_MMSYS_SW0_RST_B_DISP_GAMMA 18 +#define MT8167_MMSYS_SW0_RST_B_DISP_DITHER 19 +#define MT8167_MMSYS_SW0_RST_B_DISP_UFOE 20 +#define MT8167_MMSYS_SW0_RST_B_DISP_PWM 21 +#define MT8167_MMSYS_SW0_RST_B_DSI0 22 +#define MT8167_MMSYS_SW0_RST_B_DPI0 23 +#define MT8167_MMSYS_SW0_RST_B_MIPI_TX_CONFIG 24 +#define MT8167_MMSYS_SW1_RST_B_LVDS_ENCODER 25 +#define MT8167_MMSYS_SW1_RST_B_DPI1 26 +#define MT8167_MMSYS_SW1_RST_B_HDMI 27 + +#endif /* _DT_BINDINGS_RESET_CONTROLLER_MT8167 */ -- 2.43.0