From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id A11DBC61DD3 for ; Tue, 1 Sep 2026 13:20:42 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender:List-Subscribe:List-Help :List-Post:List-Archive:List-Unsubscribe:List-Id:Content-Transfer-Encoding: MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:Cc:To:From: Reply-To:Content-Type:Content-ID:Content-Description:Resent-Date:Resent-From: Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=A5fn27S0nDJBvEWuG8edS4YrQ6Xe8d24NuSgbXQwpfU=; b=jjRKd2Npd3teQi9Phrl2DO2DcB FgCMdywggnMDhLuDnbSzYL0XDYldeGOXPIfZkcXXyT0HiB8vP8a5Q9JIR+Rrdj2rt5BpijAx2gEl6 Eo9lr9TwE+dHcxugm/gpTnoihlCqLrlnS/zyCsYZeSHXMAABK0Cu4pHtdBHTrf89pfUaKvnXMvu33 ZWVkb3cmjAtdzFHq7+2NpzztoD6qK26ZWYkv5n+pn2FdQ0/6xXPm3S04b/Ozl6ITDtce9qd5m7PP5 0Q4LwHri2mZgPb2em03/UiA0C9qsZesEHW+rOCApsRcBEClVpbXz68fTT9ezGfhO9LFz3OwA5Go3W AN4rRvdw==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.99.1 #2 (Red Hat Linux)) id 1x1OPf-0000000CCb4-0vXJ; Tue, 01 Sep 2026 13:20:31 +0000 Received: from mail-ej1-x633.google.com ([2a00:1450:4864:20::633]) by bombadil.infradead.org with esmtps (Exim 4.99.1 #2 (Red Hat Linux)) id 1x1OPZ-0000000CCVx-1U14 for linux-arm-kernel@lists.infradead.org; Tue, 01 Sep 2026 13:20:29 +0000 Received: by mail-ej1-x633.google.com with SMTP id a640c23a62f3a-c1712a04ddaso774215166b.2 for ; Tue, 01 Sep 2026 06:20:24 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1788268823; x=1788873623; darn=lists.infradead.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=A5fn27S0nDJBvEWuG8edS4YrQ6Xe8d24NuSgbXQwpfU=; b=S36Pj1X45BCAJ8gaYgGEo5NUtN2fWLzxVxmGuBXaW+b+Whxpkz+zk8FLYaNriHsFnu s+S4aE4uFVRcd71m4pYj0pPtEm1D7rQMxLRcArCczwRXPhj1UA7xbijMJNy1ptHXPeCo k58KdeImF4Grchq3tsCw7bZAdSUzSegdgGkf6soi9WiudqY3YVoSTO6pWTyA5wHnEOCv pN2Nui0ByY6Of+4ri3seTPTylhlQZP3cqtDfJBsdQDVTFl+4AFqkp5P8QzZEL2WNwYuV 5Rb4Kq71oyaPzgCs8u9Z+2F2H7FuU9IF+uioLhEHBjSo+hhSHoiAsET6+O3R0sktNW9k hd+g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1788268823; x=1788873623; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=A5fn27S0nDJBvEWuG8edS4YrQ6Xe8d24NuSgbXQwpfU=; b=kYC9JK+9JMLO3wBlvTtVYF2rU4rUq1vhngZurVk93QEMII0Cnnvoi9V8gy6nkdyFpU ZDUssx91EH1XDvb6KEkjwrlc0cttZlpWrudthoeMbTtnQiBpZbEvJgTWa67312D9intl QwOCCDmWSaXf8EOpq8Qhff6HpdspliPe9D1VBj6P2ySZLkQXR3+pN2bsKquCx5gEYFsN 2HaUu5C/h32LE2earHZTEtuP+KO+C7hGTJRn3wC5GK7Ib+Vcrxc1Gu9SWtlYfMOp5zEI r7k+V4FrQeZAnpG2nARL8fvrZKwGHcJzHkWLbbZw9eJrJRIeJ0LHJiOo6GPE2KPl7bIP zBQg== X-Forwarded-Encrypted: i=1; AHgh+Rq00dfVDdiz3bOXh4XM/Fx61n0h49Itu+/LdkpwYaoiM5pSTgfpiUJFST63Me+rMNFQy3+OgL1F5FvfT25kY5g/@lists.infradead.org X-Gm-Message-State: AFuF++lWVYHtWi/E2yKf+b8GZ3FhscwSS73BmyljTF3WdkZCierKytfb 2k87FRwb7Jw7MzxwMZn6iLbNrWVDGXbva7DUvbU3K8bpd8+Pnyxr1hI0 X-Gm-Gg: AR+sD10auVQeW407SVmFOZAVYOS6y0zWDFiVxfHDKQ15iqFxFAkgjxi8BSkrpiKuyjk aSw+geQQJa65JqKFeCAr43MQAmkiuORGhTqYggz6lXso/EQXvDJxL/u7I4lBILDWUowmFuyaf3y f5tLaFQJRV44y1qB6MGelqhiQd9Zjy4xZIUw3kAtuNlibsjYgv+OvPM64vSfKjWtw1X51qVsh6w AYxKKEZFDsJu0uP9wbGsjY/tLBEG7BA0Ipters2tdmDZx92K0xBUZFJOFweVwStHRwNjUPJJGtV XQpK0GeUR8NU1ZpXgoraRHSvPamB+iCTum9WpZx5wgAlTAeFXY8otg6Hn+0ZVlAT2vS9Hm8q35c AAyzKuWfXas9C3qI/Q2gc9F24LyJnocEN09wWIOT0Buh4c2zTt/iZQGplTOq5r6O4aH2tKrou/d wn8bFdzPirESqylKxyz+pGl0Vzb0dNrvg30/VxFezwaIYLggCM1k8iYMID1MPfNECV9qZT6aYIK iW5ecNjXCiBZzg= X-Received: by 2002:a17:907:c78f:b0:c24:e0dc:8b66 with SMTP id a640c23a62f3a-c2556c7d3a5mr2290527266b.6.1788268823241; Tue, 01 Sep 2026 06:20:23 -0700 (PDT) Received: from SMW024614.wbi.nxp.com ([128.77.115.157]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-c25618430fasm580304366b.22.2026.09.01.06.20.21 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 01 Sep 2026 06:20:22 -0700 (PDT) From: Laurentiu Mihalcea To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Sascha Hauer , Frank Li , Fabio Estevam , elena.popa@nxp.com, cosmin.stoica@nxp.com Cc: Pengutronix Kernel Team , devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org Subject: [PATCH v3 2/2] arm64: dts: freescale: add MR-NAVQ95 basic board support Date: Tue, 1 Sep 2026 06:19:18 -0700 Message-ID: <20260901131918.1189-3-laurentiumihalcea111@gmail.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260901131918.1189-1-laurentiumihalcea111@gmail.com> References: <20260901131918.1189-1-laurentiumihalcea111@gmail.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.9.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20260901_062025_435488_61A614F2 X-CRM114-Status: GOOD ( 17.56 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org From: Laurentiu Mihalcea Add basic support for NXP's MR-NAVQ95 board. This board is designed for robotics applications (e.g. drones, rovers, humanoids, etc..) and has the following hardware feats (list is not exhaustive): * based on i.MX95 19x19 SoC * 64GB eMMC * up to 16GB of LPDDR5 memory * 1 x USB 2.0 TypeC * 1 x USB 3.0 TypeC * 1 x RJ45 port with RTL8211 PHY The support targets revision B of the board. Signed-off-by: Laurentiu Mihalcea --- arch/arm64/boot/dts/freescale/Makefile | 1 + arch/arm64/boot/dts/freescale/imx95-navq.dts | 222 +++++++++++++++++++ 2 files changed, 223 insertions(+) create mode 100644 arch/arm64/boot/dts/freescale/imx95-navq.dts diff --git a/arch/arm64/boot/dts/freescale/Makefile b/arch/arm64/boot/dts/freescale/Makefile index 95ae85ab4adf..4c5ef83cd857 100644 --- a/arch/arm64/boot/dts/freescale/Makefile +++ b/arch/arm64/boot/dts/freescale/Makefile @@ -712,6 +712,7 @@ dtb-$(CONFIG_ARCH_MXC) += imx95-19x19-evk-sof.dtb dtb-$(CONFIG_ARCH_MXC) += imx95-19x19-frdm-pro.dtb dtb-$(CONFIG_ARCH_MXC) += imx95-aquila-clover.dtb dtb-$(CONFIG_ARCH_MXC) += imx95-aquila-dev.dtb +dtb-$(CONFIG_ARCH_MXC) += imx95-navq.dtb dtb-$(CONFIG_ARCH_MXC) += imx95-toradex-smarc-dev.dtb dtb-$(CONFIG_ARCH_MXC) += imx95-tqma9596la-mba95xxca.dtb dtb-$(CONFIG_ARCH_MXC) += imx95-tqma9596sa-mb-smarc-2.dtb diff --git a/arch/arm64/boot/dts/freescale/imx95-navq.dts b/arch/arm64/boot/dts/freescale/imx95-navq.dts new file mode 100644 index 000000000000..1366dc2d2bfa --- /dev/null +++ b/arch/arm64/boot/dts/freescale/imx95-navq.dts @@ -0,0 +1,222 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright 2026 NXP + */ + +/dts-v1/; + +#include "imx95.dtsi" + +/ { + model = "NXP MR-NAVQ95"; + compatible = "fsl,imx95-navq", "fsl,imx95"; + + aliases { + ethernet0 = &enetc_port0; + mmc0 = &usdhc1; + mmc1 = &usdhc2; + serial0 = &lpuart1; + }; + + chosen { + stdout-path = &lpuart1; + }; + + reg_usdhc2_vmmc: regulator-usdhc2 { + compatible = "regulator-fixed"; + bootph-pre-ram; + enable-active-high; + gpios = <&gpio3 7 GPIO_ACTIVE_HIGH>; + off-on-delay-us = <12000>; + pinctrl-0 = <&pinctrl_reg_usdhc2_vmmc>; + pinctrl-names = "default"; + regulator-max-microvolt = <3300000>; + regulator-min-microvolt = <3300000>; + regulator-name = "VDD_SD2_3V3"; + }; +}; + +&edma1 { + /* owned by M7 */ + status = "reserved"; +}; + +&edma2 { + /* channels 30-63 owned by M7 */ + dma-channels = <30>; +}; + +&enetc_port0 { + phy-handle = <ðphy0>; + phy-mode = "rgmii-id"; + pinctrl-0 = <&pinctrl_enetc0>; + pinctrl-names = "default"; + + status = "okay"; +}; + +&lpi2c3 { + clock-frequency = <400000>; + pinctrl-0 = <&pinctrl_lpi2c3>; + pinctrl-names = "default"; + + status = "okay"; + + i2c3_gpio_expander_21: gpio-expander@21 { + compatible = "nxp,pcal6408"; + reg = <0x21>; + #gpio-cells = <2>; + gpio-controller; + #interrupt-cells = <2>; + interrupt-controller; + interrupt-parent = <&gpio4>; + interrupts = <27 IRQ_TYPE_LEVEL_LOW>; + pinctrl-0 = <&pinctrl_i2c3_gpio_expander_21>; + pinctrl-names = "default"; + }; +}; + +&lpuart1 { + bootph-pre-ram; + pinctrl-0 = <&pinctrl_uart1>; + pinctrl-names = "default"; + + status = "okay"; +}; + +&netc_blk_ctrl { + status = "okay"; +}; + +&netc_emdio { + pinctrl-0 = <&pinctrl_emdio>; + pinctrl-names = "default"; + + status = "okay"; + + ethphy0: ethernet-phy@1 { + compatible = "ethernet-phy-id001c.c916"; + reg = <1>; + reset-assert-us = <10000>; + reset-deassert-us = <80000>; + reset-gpios = <&i2c3_gpio_expander_21 1 GPIO_ACTIVE_LOW>; + realtek,clkout-disable; + }; +}; + +&scmi_iomuxc { + pinctrl_emdio: emdiogrp { + fsl,pins = , + ; + }; + + pinctrl_enetc0: enetc0grp { + fsl,pins = , + , + , + , + , + , + , + , + , + , + , + ; + }; + + pinctrl_i2c3_gpio_expander_21: i2c3gpioexpander21grp { + fsl,pins = ; + }; + + pinctrl_lpi2c3: lpi2c3grp { + fsl,pins = , + ; + }; + + pinctrl_reg_usdhc2_vmmc: regusdhc2vmmcgrp { + bootph-pre-ram; + fsl,pins = ; + }; + + pinctrl_uart1: uart1grp { + bootph-pre-ram; + fsl,pins = , + ; + }; + + pinctrl_usdhc1_200mhz: usdhc1-200mhzgrp { + bootph-pre-ram; + fsl,pins = , + , + , + , + , + , + , + , + , + , + ; + }; + + pinctrl_usdhc1: usdhc1grp { + bootph-pre-ram; + fsl,pins = , + , + , + , + , + , + , + , + , + , + ; + }; + + pinctrl_usdhc2_gpio: usdhc2gpiogrp { + bootph-pre-ram; + fsl,pins = ; + }; + + pinctrl_usdhc2: usdhc2grp { + bootph-pre-ram; + fsl,pins = , + , + , + , + , + , + ; + }; +}; + +&usdhc1 { + bootph-pre-ram; + bus-width = <8>; + no-sd; + no-sdio; + non-removable; + pinctrl-0 = <&pinctrl_usdhc1>; + pinctrl-1 = <&pinctrl_usdhc1>; + pinctrl-2 = <&pinctrl_usdhc1_200mhz>; + pinctrl-3 = <&pinctrl_usdhc1>; + pinctrl-names = "default", "state_100mhz", "state_200mhz", "sleep"; + + status = "okay"; +}; + +&usdhc2 { + bootph-pre-ram; + bus-width = <4>; + cd-gpios = <&gpio3 0 GPIO_ACTIVE_LOW>; + pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>; + pinctrl-1 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>; + pinctrl-2 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>; + pinctrl-3 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>; + pinctrl-names = "default", "state_100mhz", "state_200mhz", "sleep"; + vmmc-supply = <®_usdhc2_vmmc>; + + status = "okay"; +}; -- 2.53.0