From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id A8669C61DD6 for ; Tue, 1 Sep 2026 15:02:53 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender:List-Subscribe:List-Help :List-Post:List-Archive:List-Unsubscribe:List-Id:Content-Transfer-Encoding: MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:Cc:To:From: Reply-To:Content-Type:Content-ID:Content-Description:Resent-Date:Resent-From: Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=z6aB1UFx2dxtuDUMhshejketJxUphgoMFv4AnQI5Bfw=; b=EgcbPO465CYaEf1YJJ5o1UCYOO bUIMRDFwc2ha68akSqA5bOC6QjZiKzJYh15mMMgfzbL15lauUYUsXxteak9zOyu5s0liZEinlB6me 5X/tVW6V1hnmtjnr5IeWxuL7/ASPSM2Z8IJm1xkGGxy5myj4g2iMvL5ywSk3SQT+44Gf9XqAoN491 8k4T6DIvMpD79ndZtIn/TKigl+te4BhdS07uqUhgO+h8OFnsTvxsNdKC4hNKK3ACX9gt9PlJyTawF v64EUHsgbFVxjNCFA6x89oFtYkrGXvYPn4fLhcaCQBuuDagtGh469gMLColWrFGYFSsfOYg7X4FKm /hn5lgAA==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.99.1 #2 (Red Hat Linux)) id 1x1Q0Y-0000000CPYp-2Vdv; Tue, 01 Sep 2026 15:02:42 +0000 Received: from mail-pz2-x03.google.com ([2607:f8b0:4864:3b::3]) by bombadil.infradead.org with esmtps (Exim 4.99.1 #2 (Red Hat Linux)) id 1x1Q0V-0000000CPWj-41Qw for linux-arm-kernel@lists.infradead.org; Tue, 01 Sep 2026 15:02:41 +0000 Received: by mail-pz2-x03.google.com with SMTP id 41be03b00d2f7-cc1c2963c92so1656589a12.0 for ; Tue, 01 Sep 2026 08:02:39 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1788274959; x=1788879759; darn=lists.infradead.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=z6aB1UFx2dxtuDUMhshejketJxUphgoMFv4AnQI5Bfw=; b=AjKvRJ2IZrmq9yLRibJHSGI8uIn3A9/GBuo3nhypCpwzw/dDwkdAKOOzBK82bqzAD1 btXgblyWjE3pztXoSJi1BhtEtJwyA7+MkxlU3lxa2lpNuFlj4St8noiu4LUR72UgXAC8 oFrWIzshSkxxeyhTj0G7bgqzNEyOtrPmtLvjNj+7P5zaBp3WRNlhnxePtJacg1zDmWdU s9+hjxSmQfPHQH0DDMLOOueNvX32bqoTZ5CTwQgwyoQb+umIyOb0L65HdkeBoaDG0+jK bVyBHCZO8boOiMu8OjMYq+wmiF3Z3N5F06BNuk0uoqtrBtwv3p5MawADWk5s5f50VHNH QtuQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1788274959; x=1788879759; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=z6aB1UFx2dxtuDUMhshejketJxUphgoMFv4AnQI5Bfw=; b=W03c9wpR1qXWWIFKerlfbz+ZfhNiQpoJCgAfbEZ1Wv73FuXRAFmq4IOEftIad+WJbO UQY2vDw8Tvubr06z3VsTvAJ5gDZ6tgtqRSxbbgjNjpxcgG55lJntiSpVTHfnzDha18nl t45GfXtS+fLin5E8hs+Z1JFU+w7HMG/yGdKKQFPARLnQ7pktjby3AQBflTCTOfxPoSEQ Qzdt9mUn3of+dfcOcPjXE0CIB8EDY+nj3YmkseJRYp1t1THM0VBMt+DyOs14i41RvsKq LGEoSSxCdD/a6DYAX3Sw5cyQJ2ntIOCBKmT1dvrru1DjXddT6dNTxpNnOzIRSGXgrMJz 0YHA== X-Forwarded-Encrypted: i=1; AHgh+Rp7ZBfV0x1RDdzDzKegK3qCU8XwMiPtp+b59WjoVQMCwhAntBX9GY/rWgfHJgKz/2k/nzCNEKxdeQzXPXc54zm/@lists.infradead.org X-Gm-Message-State: AFuF++l3zvSPYWx8gi98w6/8FFlrSpWH0tfRxVt2dr/Wb5t3RVyfiowl k1AB8jKvjwHKwz7wFVb4zPZl8HeklGpPjRZWAscr3iLqgH2zMcO8WI1k X-Gm-Gg: AR+sD11SKb23VNuE8Wxvs3pMXe6r/NGSCxxXNFN7onqRMpIJctkhA7RHkvtr3Zr8Ye/ P0VZLiZMtjJ9nDO3q5KoVHNn9dsj5+GrfsEqgAheaGxxEkH2h82zpqdXQK1KBaPGykpM8+Zvo4T rgaOjcjfIhEGJIhcovQs9wHAoBWIBGzVlEz6X99yiJxcQJqMmhsYuvMmBckPVpLYhZJxq5+T3e/ +HKn2ATTQIOcJhDuHJqnfrJiXeV0tVhij806m513mprlaY9MooJNL8LQjdU6s6p9HWJZH6coUSB PFOcpHCXp3AjsBxSrBBD1MXeJ1l53AHeRzNyDc/kqdNs6FX0/DOGKlx4Dp6oKVQ+YfHhRFQlOI/ i/JrvDzpGICwYn+RiQLOv33fQl4wJUg2AOk8HbRC1MSUU4JVGFiuvxSkPcyCV+Ebe/OC1vHAovS bBC6IDr7xK8c6dtzI61+pjmvFyjjmzmXSXBadna+H/qTV48lYRW6mbyGFAW1/Y X-Received: by 2002:a05:6a00:3ccd:b0:847:770f:da4c with SMTP id d2e1a72fcca58-8562bf5a609mr51668111b3a.16.1788274959110; Tue, 01 Sep 2026 08:02:39 -0700 (PDT) Received: from server.lan ([150.230.217.250]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-85dc0716846sm27914b3a.45.2026.09.01.08.02.28 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 01 Sep 2026 08:02:37 -0700 (PDT) From: Coia Prant To: Andrew Lunn , "David S . Miller" , Eric Dumazet , Jakub Kicinski , Paolo Abeni , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Heiko Stuebner , Vinod Koul , Maxime Chevallier , Maxime Coquelin , Alexandre Torgue , Lad Prabhakar , Romain Gantois , Heiner Kallweit , Coia Prant Cc: Neil Armstrong , Russell King , Shawn Lin , David Heidelberg , netdev@vger.kernel.org, linux-rockchip@lists.infradead.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-phy@lists.infradead.org, linux-stm32@st-md-mailman.stormreply.com, linux-renesas-soc@vger.kernel.org Subject: [PATCH net-next v3 04/10] dt-bindings: net: pcs: add rockchip,rk3568-xpcs support Date: Tue, 1 Sep 2026 23:01:04 +0800 Message-ID: <20260901150111.141037-5-coiaprant@gmail.com> X-Mailer: git-send-email 2.47.3 In-Reply-To: <20260901150111.141037-1-coiaprant@gmail.com> References: <20260901150111.141037-1-coiaprant@gmail.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.9.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20260901_080240_005114_29E33F49 X-CRM114-Status: GOOD ( 15.68 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Add device tree binding documentation for the Synopsys DesignWare XPCS integrated on the Rockchip RK3568 SoC. The XPCS is accessed over the APB3 bus and internally connected to a Naneng Combo SerDes PHY. It supports 1000BASE-X, SGMII, and QSGMII modes, with four MII ports. Signed-off-by: Coia Prant --- .../bindings/net/pcs/rockchip-dwxpcs.yaml | 110 ++++++++++++++++++ 1 file changed, 110 insertions(+) create mode 100644 Documentation/devicetree/bindings/net/pcs/rockchip-dwxpcs.yaml diff --git a/Documentation/devicetree/bindings/net/pcs/rockchip-dwxpcs.yaml b/Documentation/devicetree/bindings/net/pcs/rockchip-dwxpcs.yaml new file mode 100644 index 0000000000000..0852d0bcb66a2 --- /dev/null +++ b/Documentation/devicetree/bindings/net/pcs/rockchip-dwxpcs.yaml @@ -0,0 +1,110 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/net/pcs/rockchip-dwxpcs.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Rockchip RK3568 Synopsys DesignWare Ethernet PCS + +maintainers: + - Coia Prant + +description: | + Rockchip RK3568 SoC integrates a Synopsys DesignWare Ethernet Physical + Coding Sublayer (XPCS). + The PCS provides an interface between the Media Access Control (MAC) + and the Physical Medium Attachment (PMA) sublayer through a Media + Independent Interface (GMII). + + The XPCS is accessed over the APB3 bus and internally connected to a + Naneng Combo SerDes PHY. + It supports 1000BASE-X, SGMII and QSGMII modes. + + The block contains four MII ports that can be individually enabled and + routed to one of the Ethernet GMAC controllers via the pcs-handle + property in the MAC device tree node. + +properties: + compatible: + const: rockchip,rk3568-xpcs + + reg: + maxItems: 1 + + "#address-cells": + const: 1 + + "#size-cells": + const: 0 + + clocks: + items: + - description: APB3 bus interface clock (clk_csr_i), required for register access + - description: EEE clock (clk_eee_i), required for Energy Efficient Ethernet operation + + clock-names: + items: + - const: csr + - const: eee + + phys: + maxItems: 1 + + phy-names: + const: serdes + + power-domains: + maxItems: 1 + +patternProperties: + "^pcs-mii@[0-3]$": + type: object + description: + One of the four MII ports of the XPCS. The port is linked to an + Ethernet MAC controller via the pcs-handle property in the MAC's + device tree node. + + properties: + reg: + description: MII port number. + enum: [0, 1, 2, 3] + + required: + - reg + + additionalProperties: false + +required: + - compatible + - reg + - "#address-cells" + - "#size-cells" + - clocks + - clock-names + - phys + - phy-names + - power-domains + +additionalProperties: false + +examples: + - | + #include + #include + #include + + pcs@fda00000 { + compatible = "rockchip,rk3568-xpcs"; + reg = <0xfda00000 0x200000>; + #address-cells = <1>; + #size-cells = <0>; + clocks = <&cru PCLK_XPCS>, <&cru CLK_XPCS_EEE>; + clock-names = "csr", "eee"; + phys = <&combphy2 PHY_TYPE_SGMII>; + phy-names = "serdes"; + power-domains = <&power RK3568_PD_PIPE>; + + pcs-mii@0 { + reg = <0>; + }; + }; -- 2.47.3