From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id F3A9CCA5FF5 for ; Mon, 5 Oct 2026 20:28:11 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender:List-Subscribe:List-Help :List-Post:List-Archive:List-Unsubscribe:List-Id:Content-Transfer-Encoding: MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:Cc:To:From: Reply-To:Content-Type:Content-ID:Content-Description:Resent-Date:Resent-From: Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=uiTeXl+x5pBEWbWX0P2zjZwUjWiuBSWxNfYNiAcr74U=; b=QeWMU7ikDKDQGRbrDJE+qSKT/Q qW1Pbqf8p3UlC0QVGJ3z3Pf+mNswO65mPDr4zmFEUrDZNjlLi0BeDiXwAFC5GG52sUEOA+pB5Xanh 6gBwhRnwlaFf62faL2xD5cf5Arn0jg4Oys8B5Hjve5qVrnRsPsdffFQ4aB0EeH5fi/V/a7RRVQGTZ gzq76OiyHTicR2q9ArkpiL7CN6hH0zg7Zy0RrkE9v87SgyGDUWRhWmigpXzhxdoX7EX7xy/KMlHjn dbNxKBRgxcqzOsIerC9bQG4CPqGAZdLIrCAaZUPhXqgTYigl7cym71+mIcyyZ1vNrkpHRPZJyOdEU oH09snqQ==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.99.1 #2 (Red Hat Linux)) id 1xDpI5-0000000H7qf-2RRF; Mon, 05 Oct 2026 20:28:05 +0000 Received: from mail-ed2-x0e.google.com ([2a00:1450:4864:33::e]) by bombadil.infradead.org with esmtps (Exim 4.99.1 #2 (Red Hat Linux)) id 1xDpI2-0000000H7pb-2UOJ for linux-arm-kernel@lists.infradead.org; Mon, 05 Oct 2026 20:28:03 +0000 Received: by mail-ed2-x0e.google.com with SMTP id 4fb4d7f45d1cf-6afb7d4aefbso3270668a12.3 for ; Mon, 05 Oct 2026 13:28:01 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1791232080; x=1791836880; darn=lists.infradead.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=uiTeXl+x5pBEWbWX0P2zjZwUjWiuBSWxNfYNiAcr74U=; b=DUVs6VUPY6yf7VPP8QCmRq46QsN9l2NoI25AfeKgWrDG8xAp4h+Mv5M5ScR188kokI NLC5OJp5VQUSI2/cv+vT30ONsJ8uRJRm8wYhUw1QgytqWh1Mq78hfnWnGqdBIXfp2eDL NOeA5maG3vgBoKGP5Cfs+xXpvqiZ3bGf9LYgYhcn/OWQ1+mSqXvRZ9xIPUO4jD/KQ8YY oXdjyawLSCdgkvEsPtbRPmXMNTMOOfBW2niyAx6bXtYDVsCnkGFURKZLuSrAas8YXXE4 ZbyCtugYdLkrCuyW5gL5Vq+Z5yiM12G6cwUTS2wwthWVhYYOeP1aZM5CqHUosfYu6dNr E9TQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20260707; t=1791232080; x=1791836880; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=uiTeXl+x5pBEWbWX0P2zjZwUjWiuBSWxNfYNiAcr74U=; b=2vtFmTxFYprgcGLt0OLBPOROcawbhKD5/7mlG7J72yJJqXTLPDn4KtZuIydZUSAy1u CNNFtJ9sFDVnDE8FnbkazHWGoOaOURonAUZRgWks9Y+nJOe72QDvdoRhinDvnUL11xFN yR5iYfhD7oO0QUR0UOFVYqWLg4m+KnLWNxQJj8V9FzKg06dwkn7P2G9uNcDf9LZZALkl lSXtakoI9r8AREqEzXAgfXI1SEi3T3WO+x9TAOnDdtVu84SXMUHe4phlhZpaD/AEP9WT FL8ztvXWJJtazlCWQP1wEz+Y2o2TItqQlDek+Yl5qi2lOE8oN5mpF5X4k+JmdhSdcHG7 mE8A== X-Forwarded-Encrypted: i=1; AKwUvBxCLL0dvLSkevqU37NLY/3DJncfuM03V63wjRhRNfzg7IQq61zxnOMj0krDjvQpDusfS5zbMk8hDHb7Q3e6zr0s@lists.infradead.org X-Gm-Message-State: AFq9FYK26tOeonTH7J3tejDigmhpVRYfqqs/flv5WHPJ7wwgWUqxll6W QLyHrux8iy7VFJp4nkBpm3r/oA2A+R4N697EOAKresb49RFDVgQKoT3ZQbfvFo8BUHe6AA== X-Gm-Gg: AYBFou1l0/U1t6e3hQ0eD+YxIAXjxbc7glgEASbCyFm4fvGEomQWXAf0FKxQK5M4qzk wDMzM0pLf7faiFsqLoSyZrtcE0mW5RjZ+cQnMFtsgvKDkMWRyom20prcRl7Gu567vX5oa7V36HV J0s1j2N83U8fGYlC2a8Kspuii6W4/+cWO/qIz5KVUzyNSWFgUFNAMV5MwLfo9DVCWHQQjvUCY1g A1VRUd8RQ0fZDSdAFMzxqpkyM08Cut7WDfFJLGxnOANz1HvnTSL9R4x9wpmc3uG9wFp/FUjOHYx w4CILfy9hETj5L0J36pWwV7UWKJbbrQW/kPkHnryz7+DO+nFcEegWl/ugNAS2gZwBMAg4CYovgl ckaPXJio1CWiSzvGykXu2pfLlwMqc95fgisq1Gmr1WW+mWA0au1/xduF33c4TELs3HNo0AZqwd6 AIzscaWT7qGGSKvUfoqlpcrBTiTVfFdUDX+T1sd16usG1Qfyz0rrJ8Oa++j5+Pyq5xFfpSxGVEH SgFAmwcBZzmA6+WauiCYq6vcy7McUUt X-Received: by 2002:a05:6402:2552:b0:6af:80c4:8960 with SMTP id 4fb4d7f45d1cf-6af9e33e8a0mr10203450a12.26.1791232080254; Mon, 05 Oct 2026 13:28:00 -0700 (PDT) Received: from debian (ip-78-137-176-146.broadband.digiweb.ie. [78.137.176.146]) by smtp.gmail.com with ESMTPSA id 4fb4d7f45d1cf-6afb01e572asm3801024a12.13.2026.10.05.13.27.59 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 05 Oct 2026 13:27:59 -0700 (PDT) From: Pablo Mazzini To: Brian Masney , Chen-Yu Tsai , Conor Dooley , Jernej Skrabec , Jerome Brunet , Krzysztof Kozlowski , Maxime Ripard , Philipp Zabel , Rob Herring , Samuel Holland , Stephen Boyd Cc: Pablo Mazzini , Krzysztof Kozlowski , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org, linux-kernel@vger.kernel.org, linux-sunxi@lists.linux.dev Subject: [PATCH v3 01/11] dt-bindings: clock: sun4i-a10-ccu: add Allwinner B288 Date: Mon, 5 Oct 2026 21:27:21 +0100 Message-ID: <20261005202731.153971-2-pmazzini@gmail.com> X-Mailer: git-send-email 2.53.0 In-Reply-To: <20261005202731.153971-1-pmazzini@gmail.com> References: <20261005202731.153971-1-pmazzini@gmail.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.9.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20261005_132802_660726_7C82B818 X-CRM114-Status: GOOD ( 14.04 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org The B288 (sun8iw10p1) is a dual Cortex-A7 SoC used in e-book readers. Its CCU needs only the two oscillator inputs, so it fits the existing schema without changes. Signed-off-by: Pablo Mazzini Acked-by: Krzysztof Kozlowski --- .../clock/allwinner,sun4i-a10-ccu.yaml | 1 + include/dt-bindings/clock/sun8i-b288-ccu.h | 82 +++++++++++++++++++ include/dt-bindings/reset/sun8i-b288-ccu.h | 45 ++++++++++ 3 files changed, 128 insertions(+) create mode 100644 include/dt-bindings/clock/sun8i-b288-ccu.h create mode 100644 include/dt-bindings/reset/sun8i-b288-ccu.h diff --git a/Documentation/devicetree/bindings/clock/allwinner,sun4i-a10-ccu.yaml b/Documentation/devicetree/bindings/clock/allwinner,sun4i-a10-ccu.yaml index 1690b9d99c3d..cc3f62d3554c 100644 --- a/Documentation/devicetree/bindings/clock/allwinner,sun4i-a10-ccu.yaml +++ b/Documentation/devicetree/bindings/clock/allwinner,sun4i-a10-ccu.yaml @@ -28,6 +28,7 @@ properties: - allwinner,sun8i-a33-ccu - allwinner,sun8i-a83t-ccu - allwinner,sun8i-a83t-r-ccu + - allwinner,sun8i-b288-ccu - allwinner,sun8i-h3-ccu - allwinner,sun8i-h3-r-ccu - allwinner,sun8i-r40-ccu diff --git a/include/dt-bindings/clock/sun8i-b288-ccu.h b/include/dt-bindings/clock/sun8i-b288-ccu.h new file mode 100644 index 000000000000..c9b9eaf979ad --- /dev/null +++ b/include/dt-bindings/clock/sun8i-b288-ccu.h @@ -0,0 +1,82 @@ +/* SPDX-License-Identifier: (GPL-2.0-only OR MIT) */ +#ifndef _DT_BINDINGS_CLK_SUN8I_B288_H_ +#define _DT_BINDINGS_CLK_SUN8I_B288_H_ + +#define CLK_PLL_CPUX 0 +#define CLK_PLL_AUDIO_BASE 1 +#define CLK_PLL_VIDEO0 2 +#define CLK_PLL_DDR0 3 +#define CLK_PLL_PERIPH0 4 +#define CLK_PLL_VIDEO1 5 +#define CLK_PLL_24M 6 +#define CLK_PLL_PERIPH1 7 +#define CLK_PLL_DE 8 +#define CLK_PLL_DDR1 9 + +#define CLK_PLL_PERIPH0_2X 10 +#define CLK_PLL_PERIPH1_2X 11 +#define CLK_CPUX 12 +#define CLK_AXI 13 +#define CLK_CPUAPB 14 +#define CLK_AHB1 15 +#define CLK_APB1 16 +#define CLK_APB2 17 + +#define CLK_NAND 18 +#define CLK_MMC0 19 +#define CLK_MMC1 20 +#define CLK_MMC2 21 +#define CLK_MMC3 22 +#define CLK_SPI0 23 +#define CLK_SPI1 24 +#define CLK_SPI2 25 +#define CLK_DRAM 26 +#define CLK_DE 27 +#define CLK_EE 28 +#define CLK_EDMA 29 +#define CLK_TCON0 30 +#define CLK_MBUS 31 + +#define CLK_BUS_THS 32 +#define CLK_BUS_NAND 33 +#define CLK_BUS_SDMMC0_BUS 34 +#define CLK_BUS_SDMMC1_BUS 35 +#define CLK_BUS_SDMMC2_BUS 36 +#define CLK_BUS_SDMMC3_BUS 37 +#define CLK_BUS_SPI0 38 +#define CLK_BUS_SPI1 39 +#define CLK_BUS_SPI2 40 +#define CLK_BUS_I2S0 41 +#define CLK_BUS_I2S1 42 +#define CLK_BUS_SPDIF 43 +#define CLK_BUS_DSD 44 +#define CLK_BUS_DMIC 45 +#define CLK_BUS_USBOHCI0 46 +#define CLK_BUS_USBEHCI0 47 +#define CLK_BUS_USBOTG 48 +#define CLK_BUS_DE 49 +#define CLK_BUS_EE 50 +#define CLK_BUS_TCON0 51 +#define CLK_BUS_CSI 52 +#define CLK_BUS_ADDA 53 +#define CLK_BUS_SDRAM 54 +#define CLK_BUS_PSRAM 55 +#define CLK_BUS_DMA 56 +#define CLK_BUS_UART0 57 +#define CLK_BUS_UART1 58 +#define CLK_BUS_UART2 59 +#define CLK_BUS_UART3 60 +#define CLK_BUS_UART4 61 +#define CLK_BUS_UART5 62 +#define CLK_BUS_TWI0 63 +#define CLK_BUS_TWI1 64 +#define CLK_BUS_TWI2 65 +#define CLK_BUS_PIO 66 +#define CLK_BUS_GPADC 67 +#define CLK_BUS_KEYADC 68 +#define CLK_MMC0_SAMPLE 69 +#define CLK_MMC0_OUTPUT 70 +#define CLK_MMC1_SAMPLE 71 +#define CLK_MMC1_OUTPUT 72 + +#endif diff --git a/include/dt-bindings/reset/sun8i-b288-ccu.h b/include/dt-bindings/reset/sun8i-b288-ccu.h new file mode 100644 index 000000000000..675145654548 --- /dev/null +++ b/include/dt-bindings/reset/sun8i-b288-ccu.h @@ -0,0 +1,45 @@ +/* SPDX-License-Identifier: (GPL-2.0-only OR MIT) */ +#ifndef _DT_BINDINGS_RST_SUN8I_B288_H_ +#define _DT_BINDINGS_RST_SUN8I_B288_H_ + +#define RST_BUS_THS 0 +#define RST_BUS_NAND 1 +#define RST_BUS_MMC0 2 +#define RST_BUS_MMC1 3 +#define RST_BUS_MMC2 4 +#define RST_BUS_MMC3 5 +#define RST_BUS_SPI0 6 +#define RST_BUS_SPI1 7 +#define RST_BUS_SPI2 8 +#define RST_BUS_I2S0 9 +#define RST_BUS_I2S1 10 +#define RST_BUS_SPDIF 11 +#define RST_BUS_DSD 12 +#define RST_BUS_DMIC 13 +#define RST_USBPHY0 14 +#define RST_BUS_OHCI0 15 +#define RST_BUS_EHCI0 16 +#define RST_BUS_OTG 17 +#define RST_BUS_DE 18 +#define RST_BUS_EE 19 +#define RST_BUS_TCON0 20 +#define RST_BUS_CSI 21 +#define RST_BUS_ADDA 22 +#define RST_BUS_WLAN 23 +#define RST_MBUS 24 +#define RST_BUS_DRAM 25 +#define RST_BUS_PSRAM 26 +#define RST_BUS_DMA 27 +#define RST_BUS_UART0 28 +#define RST_BUS_UART1 29 +#define RST_BUS_UART2 30 +#define RST_BUS_UART3 31 +#define RST_BUS_UART4 32 +#define RST_BUS_UART5 33 +#define RST_BUS_I2C0 34 +#define RST_BUS_I2C1 35 +#define RST_BUS_I2C2 36 +#define RST_BUS_GPADC 37 +#define RST_BUS_KEYADC 38 + +#endif -- 2.52.0