From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 07B10CA600D for ; Thu, 8 Oct 2026 17:53:13 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender:List-Subscribe:List-Help :List-Post:List-Archive:List-Unsubscribe:List-Id:Content-Transfer-Encoding: MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:Cc:To:From: Reply-To:Content-Type:Content-ID:Content-Description:Resent-Date:Resent-From: Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=QbQK6NgiCotND3PJt+n3FsbZUv6wfc19zH2Mf9/gmJ0=; b=bv2nM3PIxyJcYG9WF0yvJgwNDQ 029NT761zB2q9+588wKr13NrSIFuMmgUrqqpZp7KSZWrt/p54COhShp0lR8uDLyzDhBtY/VvS7u5A d5E6x+5f5oj0m3zIthULM9Rft/DMNe7CjmCsoCMfV3xKUBC+vbyjtpWYr7K48imPK4clOWtUmISMX HPlC7gd1DX/YGaUkn0SST2KA1p9tRa0EdMRTQ4jy/rxS69W9zT2KnigkdSs27TuwHIxbzfY2azmwu Z/lNMBqnFs3KEo4JRIOtChLdyS/jTVz39vZT5oew/GgBIKPG7i3igGEWzCb+lW/l9tZYrWFgWP/Yk zzHx2zWA==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.99.1 #2 (Red Hat Linux)) id 1xEsIk-00000004oiN-1qkR; Thu, 08 Oct 2026 17:53:06 +0000 Received: from mail-pj2-x01.google.com ([2607:f8b0:4864:39::1]) by bombadil.infradead.org with esmtps (Exim 4.99.1 #2 (Red Hat Linux)) id 1xEsIh-00000004ogC-3nQq for linux-arm-kernel@lists.infradead.org; Thu, 08 Oct 2026 17:53:05 +0000 Received: by mail-pj2-x01.google.com with SMTP id 98e67ed59e1d1-3a51696a650so3068377a91.1 for ; Thu, 08 Oct 2026 10:53:03 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1791481983; x=1792086783; darn=lists.infradead.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=QbQK6NgiCotND3PJt+n3FsbZUv6wfc19zH2Mf9/gmJ0=; b=sMFTxZ/wqlqgjnNa2p/mXNA8Y8G9V7NxIgRSD//ACCi2UDdmTkEr5o99dZyc0sW5d4 W9lUQ2dD26XcEU5GN8IdYt4gffOqMRQzSKqxcv/kN2L4efo8VMWJIjvUN68eBIvDRNqF iJSCF1iOXc9Xw32LfqeM5F7Hbjt7paWfhrkoWnauC2NbcHz11G8SqEQh2zfRft6AkhRa 02Sf2G6j11eVjjKSsWa7aXzc8gDdeDqr1T9pkKbdtIrGaL4diDyl9wD3Ui213L1FPlFC xEaDgTe76MFq8YjIlFbq2NVhFBGzRzAyeVDe3bTFaKOT4khYhyUAmKsFm8D2nb6qFNSk W1og== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20260707; t=1791481983; x=1792086783; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=QbQK6NgiCotND3PJt+n3FsbZUv6wfc19zH2Mf9/gmJ0=; b=kadFVDOozphonBc/OPLiNNr/MUU3z/R30vCdPivmCzHU4orF5TOgsq8w+NU51pOEfQ 3BoGb7O6mDBNeDGFJoA91IWBpinwynKUdAFRyd3Wh6qj5ceqNIkgDIte7nvChxAbb1y3 e1ksv3WkV+aJLiAp7D4sso1EBaMQ2tebRnU1Vz+WIa9/mdMaXQGl08yBPfNEsLoHVQlk /JmextVt7L4OnEqt5PEdtpU6Q1Y0MHVmloE//ng8AkmMx6CCo4jdQsSl08BHs/gF8FKJ EHSHwkR+zK9/d4dx/N1MWxNWB607pACOlp6/4d0jv4RCcpCCUZ1mfW2G5egzuq7tnSZd svtw== X-Forwarded-Encrypted: i=1; AKwUvBxy1Ldl5G/lH6XFSAm5+wc8mUDvSlePr7Q5qwmzI4u19vk3PBL1v8SaU+8jrSuQOzltsD7A2Y1noFwNPgVFQ84N@lists.infradead.org X-Gm-Message-State: AFq9FYJ1lNuwEwVzOS6jlWhLHTNJhrcASCcQzDV5B2ctcbZOxlXpXCS/ 1JSwE7KIRLsxQHGIiunHwg/1b5rixiRlv2WKFu1B7mIEtDPIBxIhOee+ X-Gm-Gg: AYBFou3mWB/y0SmXlUCkA7FZ6cj72AEaZhn8u8wTsM8j2V5A025xLTcRaejNqqH1NBH sQSNXCpgbLfXq710P7d2rBTgzyWyI3ZMr4qe9LX781OaNmKqbAnPrLlB9ZsF/UsUcNRbA5PLwYP 5OQgnKdQA6UzZcRemRtPWp5zD3u6YBrjoZGQBQqdx71Ag9Wm1w6TP60r8o24j/tQUILUmF/riAi /4/Yu8NnqDceW4cJlhJyCbMf619GJl19+8wvlnycNBbCb+H1RW3OnAxLRhGxBC8saZe8JvYWR6V DwCwXBJHJb/MUr32lE9XqH1HrFWGHU7hG2i5hlF9IWuPF+qRsCk/UeaGfRqQkxq8RQV3qS/nDm0 snsQ0QVZAnSWHxe1xGwOHV4J3IxBN0iDeQqT1sTXUOZ/jwqMJdG83E/B6KmtDOPXMc7bIH+vjoo KYMiTgYhN0rE3CFYPZgjgakHvn7NbFtzTU59nPnlc/Dz+3Rmr83c1iBOIqbVgTqWccIFVSZfqen ROWLLc= X-Received: by 2002:a17:90b:2c86:b0:3ab:2737:3393 with SMTP id 98e67ed59e1d1-3ab273737d4mr811350a91.40.1791481983181; Thu, 08 Oct 2026 10:53:03 -0700 (PDT) Received: from server.lan ([168.138.199.194]) by smtp.gmail.com with ESMTPSA id 98e67ed59e1d1-3ab3277c459sm144332a91.16.2026.10.08.10.52.56 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 08 Oct 2026 10:53:02 -0700 (PDT) From: Coia Prant To: Jakub Kicinski , netdev@vger.kernel.org Cc: Andrew Lunn , "David S . Miller" , Eric Dumazet , Paolo Abeni , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Heiko Stuebner , Maxime Chevallier , Maxime Coquelin , Alexandre Torgue , Heiner Kallweit , Russell King , David Wu , linux-rockchip@lists.infradead.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Coia Prant Subject: [PATCH net-next v11 2/6] dt-bindings: net: pcs: add rockchip,rk3568-xpcs support Date: Fri, 9 Oct 2026 01:51:56 +0800 Message-ID: <20261008175225.3375274-3-coiaprant@gmail.com> X-Mailer: git-send-email 2.47.3 In-Reply-To: <20261008175225.3375274-1-coiaprant@gmail.com> References: <20261008175225.3375274-1-coiaprant@gmail.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.9.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20261008_105303_954037_632E82B4 X-CRM114-Status: GOOD ( 15.81 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Add device tree binding documentation for the Synopsys DesignWare XPCS integrated on the Rockchip RK3568 SoC. The XPCS is accessed over the APB3 bus and internally connected to a Naneng Combo SerDes PHY. It supports 1000BASE-X, SGMII, and QSGMII modes, with four MII ports. The MII port used by the SGMII link is derived from the MAC it is routed to: GMAC0 uses port 0, GMAC1 uses port 1. The port index is not an independent board-level configuration, so the binding does not describe the ports. If a future SoC needs per-port configuration that cannot be derived, pcs-handle argument cells can be added then. The CRU reset lines (SRST_XPCS*) are intentionally not described: no in-tree user requests them, and bring-up relies on the PD_PIPE power domain, the SerDes PHY and the in-IP soft reset. They can be added later as optional without breaking ABI. Signed-off-by: Coia Prant --- .../net/pcs/rockchip,rk3568-xpcs.yaml | 69 +++++++++++++++++++ 1 file changed, 69 insertions(+) create mode 100644 Documentation/devicetree/bindings/net/pcs/rockchip,rk3568-xpcs.yaml diff --git a/Documentation/devicetree/bindings/net/pcs/rockchip,rk3568-xpcs.yaml b/Documentation/devicetree/bindings/net/pcs/rockchip,rk3568-xpcs.yaml new file mode 100644 index 0000000000000..a331880eb11c1 --- /dev/null +++ b/Documentation/devicetree/bindings/net/pcs/rockchip,rk3568-xpcs.yaml @@ -0,0 +1,69 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/net/pcs/rockchip,rk3568-xpcs.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Rockchip RK3568 Synopsys DesignWare Ethernet PCS + +maintainers: + - Coia Prant + +description: | + Rockchip RK3568 SoC integrates a Synopsys DesignWare Ethernet Physical + Coding Sublayer (XPCS). + The PCS provides an interface between the Media Access Control (MAC) + and the Physical Medium Attachment (PMA) sublayer through a Media + Independent Interface (GMII). + + The XPCS is accessed over the APB3 bus and internally connected to a + Naneng Combo SerDes PHY. + It supports 1000BASE-X, SGMII and QSGMII modes. + +properties: + compatible: + const: rockchip,rk3568-xpcs + + reg: + maxItems: 1 + + clocks: + items: + - description: APB3 bus interface clock (clk_csr_i), required for register access + - description: EEE clock (clk_eee_i), required for Energy Efficient Ethernet operation + + clock-names: + items: + - const: csr + - const: eee + + phys: + maxItems: 1 + + power-domains: + maxItems: 1 + +required: + - compatible + - reg + - clocks + - clock-names + - phys + - power-domains + +additionalProperties: false + +examples: + - | + #include + #include + #include + + ethernet-pcs@fda00000 { + compatible = "rockchip,rk3568-xpcs"; + reg = <0xfda00000 0x200000>; + clocks = <&cru PCLK_XPCS>, <&cru CLK_XPCS_EEE>; + clock-names = "csr", "eee"; + phys = <&combphy2 PHY_TYPE_SGMII>; + power-domains = <&power RK3568_PD_PIPE>; + }; -- 2.47.3