From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature ECDSA (prime256v1) server-digest SHA256) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D88BE606A323 for ; Thu, 22 Oct 2026 02:59:11 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key, unprotected) header.d=lists.infradead.org header.i=@lists.infradead.org header.a=rsa-sha256 header.s=bombadil.20210309 header.b=BDOiGBCA; dkim=pass (2048-bit key, unprotected) header.d=gmail.com header.i=@gmail.com header.a=rsa-sha256 header.s=20251104 header.b=ipqEWRqS DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender:List-Subscribe:List-Help :List-Post:List-Archive:List-Unsubscribe:List-Id:Content-Transfer-Encoding: MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:Cc:To:From: Reply-To:Content-Type:Content-ID:Content-Description:Resent-Date:Resent-From: Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=E+chekywn+zjR8qKfFmlr4rUPqe8P6DWzkjYSgfwJdo=; b=BDOiGBCAjY8U4Rg9sBs1R6+0e3 mydRo4hV875WVjS4x5qV3O4cbBJMkfx0tNPNdlI7E974thQy0Gp5SED5gMF3yajriMxoxVQbOGB2l lJ/bbu6CjjVOXjoSgs10VLsrNImtL/Bfgn8Dl3YEpVQI5IsGJSOTotasWg2kkJooN5Mku6AMShi0s XrQNCX3VmExMnNvdDKrGQ+3sMNrxjvO6RVKliPrOTrEEro7MH5KcsE2Klx42+V5MoZgLZ8nDzaZaS gW2oLBLcU/Ax4wWnWMwMx5HLym3UhBYReZwz8BR0X+ioS5lTB4OTsWW5yoA7akpWvBXwQYH9qurnR Y2Uye3qA==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.99.1 #2 (Red Hat Linux)) id 1xJj1D-0000000DFX5-2PrU; Thu, 22 Oct 2026 02:59:03 +0000 Received: from mail-dy1-x1341.google.com ([2607:f8b0:4864:20::1341]) by bombadil.infradead.org with esmtps (Exim 4.99.1 #2 (Red Hat Linux)) id 1xJj1A-0000000DFTx-1UFu for linux-arm-kernel@lists.infradead.org; Thu, 22 Oct 2026 02:59:02 +0000 Received: by mail-dy1-x1341.google.com with SMTP id 5a478bee46e88-368581df789so574993eec.1 for ; Wed, 21 Oct 2026 19:59:00 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1792637939; x=1793242739; darn=lists.infradead.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=E+chekywn+zjR8qKfFmlr4rUPqe8P6DWzkjYSgfwJdo=; b=ipqEWRqS9GAXjmQyjs7hjVGxdxqo6HPjVA6nn1ZDtpObWEpWKekzEFOqvH/SqiK9gO L4Pi6yd/tQHSmbs+qTNLREDLtf1tkMRhtiz2r7jrNyVyfILoAY3XMEWUetxpKBJx9vN1 eHIdgi8uwYCjb2Sx269xNMnW7RRPz0HS3qeYZ4cmSp9nOdMriblLZIjY2j8LJD4hbdba zmXucU0ntnjY5iCbTdAMLj2m9ckVtsFM+sFH9p7Y+wljTIZDPUwoBFb8AghdJBthvk9M 32Prdji86nOSwLuapZk9ChlmsWg+tIaWvtW+uXULi0PTfa4/nK4CzVVv9aiOdWFqvuYX Tfmw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20260707; t=1792637939; x=1793242739; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=E+chekywn+zjR8qKfFmlr4rUPqe8P6DWzkjYSgfwJdo=; b=oUwIrmOYlv8JNqB7J5iCEOAVl2MtMb8pLhL9JU9mXw7sJ75Mh31+5d5fHak3wuthIm 6YDNCKH9p9pEeY6j7Vn7CBKmkhu3Q8XrKMOWC8nXxqR5KyQTtW5ue8ZtexMgW8Iqi+ax fl7Px5Xj88X0Mqn/qoKmNKyY6PKg2xvhTrJZDXA30xtZxL/RA4oSGYRQBg5jbEL6nicC d6MAaiwBPd1MNAFfGw+PBE3SKlMUL9rsYaxPwTb9yljdo6swctzj/z1HxBXeL1slj13k t+SjK3lhqXY347ZOO/KMvwosLTknZVEfNDUBe3iiMDfte+wqsYEYpn2HdbW0coWeZzIF eAHg== X-Forwarded-Encrypted: i=1; AKwUvBzscu31EAW0ySVX+FSXyE/SE4/RLKwqpEaj49NAM9LMWanCP09EAq1shKzzg553xlJBKgL0fIEGli78U2LknXUi@lists.infradead.org X-Gm-Message-State: AFq9FYITr8nxb/sZ6joMhyE0kWzHVZ+uZuDCVeccrjJLTZnWpBhPzOJl Qcw7fRonFWMpQr7YWmYu2SxdcwlpX6BOpbkvFDYu8rJSJb2MILKtWfjT X-Gm-Gg: AYBFou1cBcTrfiCtinWdGDbO98SgvojHL+jYWrqf3/PKG7c0100k6nVoyGI/CPj/4PG FzNatgiSvXMPmZVFbR4GCVdGJpQmUfl7dvoy9CicvoaiT72KZxrxAr6dx63FXjOXhzCfH2qM8gJ 8Qnw3pao8rSvdG/mwCmdD/5KVGS/nXGu/PzjZZGl94MmcH6o3/3v/fe7hfObDvg2OQWc7jrZv1v 1JPotpq4G1/9drCzyr01sTR6uYhhNv0Ljr01TjAP7qcPRKDhM+eq3U6jTBG7Fq8+RqsLqeTtz7g QXa7cTKGPELR4fdyi4sGLNZuXEzo1ydNlXEEn0oXiiFY6ZbmpKjr/MndJA84R2BmaZf4IdEtrQD K0tmTrXVLBCuKH2gek2EE44vd7qGGjNn7C8finc9XzzUwGxWse8RmCXQEZTjE/CuO/3Lpg4Uiul p7MfHjwh1opJ4jJX5vyF2Jenff//yGb5jc3YvUstvKXc57DeYYxmk5sKcxbfI04GS8/mGvLDfZi 0WmXnVFH3xrV0z5DnQ5Njyd9812TE0/dL4GQpuz1/VgWAbdXQs3eA== X-Received: by 2002:a05:7300:d407:b0:362:2e2f:c261 with SMTP id 5a478bee46e88-368b15180d8mr1324129eec.27.1792637938909; Wed, 21 Oct 2026 19:58:58 -0700 (PDT) Received: from server.lan ([168.138.199.194]) by smtp.gmail.com with ESMTPSA id 5a478bee46e88-36740cc8c6dsm13029572eec.12.2026.10.21.19.58.54 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 21 Oct 2026 19:58:58 -0700 (PDT) From: Coia Prant To: Heiko Stuebner Cc: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Shawn Lin , David Heidelberg , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-rockchip@lists.infradead.org, linux-kernel@vger.kernel.org, Coia Prant Subject: [PATCH v11 1/3] arm64: dts: rockchip: rk3568: add XPCS and fixed-clock nodes Date: Thu, 22 Oct 2026 10:58:42 +0800 Message-ID: <20261022025844.150320-2-coiaprant@gmail.com> X-Mailer: git-send-email 2.47.3 In-Reply-To: <20261022025844.150320-1-coiaprant@gmail.com> References: <20261022025844.150320-1-coiaprant@gmail.com> X-Archived-By: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.9.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20261021_195900_760606_A0F21A3A X-CRM114-Status: GOOD ( 14.07 ) X-Spam-Score: -2.1 (--) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" X-Spam-Status: No, score=-15.8 required=3.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,FREEMAIL_FORGED_FROMDOMAIN, FREEMAIL_FROM,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_CR_TRAILER, INCLUDES_PATCH,MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS, USER_AGENT_GIT autolearn=ham autolearn_force=no version=4.0.1 X-Spam-Checker-Version: SpamAssassin 4.0.1 (2024-03-26) on aws-us-west-2-korg-listserv-alma10-1 The RK3568 SoC integrates a Synopsys DesignWare XPCS that provides the Physical Coding Sublayer for 1000BASE-X, SGMII, and QSGMII interfaces via its four MII ports. Add the XPCS device node to the SoC device tree. The XPCS device is accessed via the APB3 bus at 0xfda00000 and requires the CSR clock (PCLK_XPCS) for register access and the EEE clock (CLK_XPCS_EEE) for Energy Efficient Ethernet operation. The PD_PIPE power domain must be enabled before any register access. Also add two fixed-clock nodes (clock-xpcs-gmac0 and clock-xpcs-gmac1, labelled clk_gmac0_xpcs_mii and clk_gmac1_xpcs_mii) providing the 125 MHz reference clock for the GMACs when operating with XPCS. Their clock-output-names match the CRU mux parent names in clk-rk3568.c, so boards can reparent SCLK_GMAC0_RX_TX / SCLK_GMAC1_RX_TX through assigned-clock-parents. The XPCS node is disabled by default and must be enabled at the board level when 1000BASE-X/SGMII/QSGMII is in use. The fixed-clock nodes are always present and do not have a status property, as they are static clock sources. The XPCS node requires a reference to the appropriate Naneng Combo PHY via the phys property. dtbs_check only validates required properties for enabled nodes, so the SoC dtsi does not provide phys: boards that enable the XPCS must supply it, since the SerDes link is a board-level design choice (combphy1 on some boards, combphy2 on others). Signed-off-by: Coia Prant --- arch/arm64/boot/dts/rockchip/rk3568.dtsi | 23 +++++++++++++++++++++++ 1 file changed, 23 insertions(+) diff --git a/arch/arm64/boot/dts/rockchip/rk3568.dtsi b/arch/arm64/boot/dts/rockchip/rk3568.dtsi index 3bc653f027f1f..20a72785adbc2 100644 --- a/arch/arm64/boot/dts/rockchip/rk3568.dtsi +++ b/arch/arm64/boot/dts/rockchip/rk3568.dtsi @@ -8,6 +8,20 @@ / { compatible = "rockchip,rk3568"; + clk_gmac0_xpcs_mii: clock-xpcs-gmac0 { + compatible = "fixed-clock"; + clock-frequency = <125000000>; + clock-output-names = "clk_gmac0_xpcs_mii"; + #clock-cells = <0>; + }; + + clk_gmac1_xpcs_mii: clock-xpcs-gmac1 { + compatible = "fixed-clock"; + clock-frequency = <125000000>; + clock-output-names = "clk_gmac1_xpcs_mii"; + #clock-cells = <0>; + }; + cpu0_opp_table: opp-table-0 { compatible = "operating-points-v2"; opp-shared; @@ -110,6 +124,15 @@ sata0: sata@fc000000 { status = "disabled"; }; + xpcs: ethernet-pcs@fda00000 { + compatible = "rockchip,rk3568-xpcs"; + reg = <0x0 0xfda00000 0x0 0x200000>; + clocks = <&cru PCLK_XPCS>, <&cru CLK_XPCS_EEE>; + clock-names = "csr", "eee"; + power-domains = <&power RK3568_PD_PIPE>; + status = "disabled"; + }; + pipe_phy_grf0: syscon@fdc70000 { compatible = "rockchip,rk3568-pipe-phy-grf", "syscon"; reg = <0x0 0xfdc70000 0x0 0x1000>; -- 2.47.3