From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-15.9 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_CR_TRAILER, INCLUDES_PATCH,MAILING_LIST_MULTI,NICE_REPLY_A,SPF_HELO_NONE,SPF_PASS, URIBL_BLOCKED,USER_AGENT_SANE_1 autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 063CFC48BE6 for ; Mon, 14 Jun 2021 18:09:30 +0000 (UTC) Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id B9834610A3 for ; Mon, 14 Jun 2021 18:09:29 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org B9834610A3 Authentication-Results: mail.kernel.org; dmarc=fail (p=quarantine dis=none) header.from=ti.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:In-Reply-To:MIME-Version:Date: Message-ID:From:References:CC:To:Subject:Reply-To:Content-ID: Content-Description:Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc :Resent-Message-ID:List-Owner; bh=Qp5vBT/Yel3n6z/8bHJMz6FwUEl5wSXNCGj43YYMVlI=; b=0TD2SAict2HNAhw3TW71g8gf0c lYGG6zIloR+hsP9PdYKdHW+p+TYWOZPFM495DlDZjW+VFqiaXRBeVBdGW621cGNOmtvRXEnvJ4m4U nxlPfHN26gn2WFDmcR3zGw9jnt4PdcjKCt/uqyDroIBcVgKchlCGx1NQu0DT6hQuz2NOY03N3NDr2 eAZrLEObLxhfNOMokRQdH5MEzzu6hANJY+DDozsNgLv/BT+xD/ioq6F4LDYDtlC3HUvztsmvmJ6pB ZYJ1zNgn3RXW8Dmy4iVU4mkmOZQg4gaE5T2OcXc1SFRgyTCcqReRHWJgqKktAyvY1jTZ3jPsLxlah a8lQ9eVA==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1lsqzQ-00FcCi-Vo; Mon, 14 Jun 2021 18:07:13 +0000 Received: from fllv0016.ext.ti.com ([198.47.19.142]) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1lsqxf-00FbYH-HW for linux-arm-kernel@lists.infradead.org; Mon, 14 Jun 2021 18:05:25 +0000 Received: from fllv0035.itg.ti.com ([10.64.41.0]) by fllv0016.ext.ti.com (8.15.2/8.15.2) with ESMTP id 15EI5JCK017060; Mon, 14 Jun 2021 13:05:19 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1623693919; bh=Apz/RqD822R54T9hfdMZgW2bSycIPXY52YZQ7dUNOHI=; h=Subject:To:CC:References:From:Date:In-Reply-To; b=IoJ1vM5s1B4mPVtfWYbbPbBf1jZij29ji5JhlGMeINQPgQoIZBY33zF6FRcDZN6x1 /NoYd2PbiIhsLO9ItXCiJ8rL8bmRzjsjNIZFTDnVyAVkK5NYgW8Rx5nx9V1UZfSuI2 NB/wimtlcr59sgucklLoEjEc2HjzIpVih9BdZOy0= Received: from DFLE103.ent.ti.com (dfle103.ent.ti.com [10.64.6.24]) by fllv0035.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 15EI5Jiu056169 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Mon, 14 Jun 2021 13:05:19 -0500 Received: from DFLE105.ent.ti.com (10.64.6.26) by DFLE103.ent.ti.com (10.64.6.24) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2176.2; Mon, 14 Jun 2021 13:05:18 -0500 Received: from fllv0039.itg.ti.com (10.64.41.19) by DFLE105.ent.ti.com (10.64.6.26) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2176.2 via Frontend Transport; Mon, 14 Jun 2021 13:05:18 -0500 Received: from [10.250.35.153] (ileax41-snat.itg.ti.com [10.172.224.153]) by fllv0039.itg.ti.com (8.15.2/8.15.2) with ESMTP id 15EI5IVT056057; Mon, 14 Jun 2021 13:05:18 -0500 Subject: Re: [PATCH 4/4] arm64: dts: ti: k3-am642-evm/sk: Reserve some on-chip SRAM for R5Fs To: Nishanth Menon CC: Lokesh Vutla , , References: <20210528144718.25132-1-s-anna@ti.com> <20210528144718.25132-5-s-anna@ti.com> <20210611191353.qn5lgasho2rujyof@situated> From: Suman Anna Message-ID: <209c545d-c012-9ee8-34ca-bc4f48dbfbcb@ti.com> Date: Mon, 14 Jun 2021 13:05:13 -0500 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:78.0) Gecko/20100101 Thunderbird/78.8.1 MIME-Version: 1.0 In-Reply-To: <20210611191353.qn5lgasho2rujyof@situated> Content-Language: en-US X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20210614_110523_799340_2E5938DF X-CRM114-Status: GOOD ( 18.68 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Hi Vignesh, Nishanth, On 6/11/21 2:13 PM, Nishanth Menon wrote: > On 09:47-20210528, Suman Anna wrote: >> Reserve some portions of the MAIN domain on-chip SRAM for use by various >> R5F cores on AM642 EVM and SK boards. A bank (256 KB) each is reserved >> from the on-chip SRAM for each R5F core. This is done through specific >> child SRAM nodes in the board dts file. >> >> The memory regions are also assigned to each R5F remoteproc node using >> the sram property. The reserved SRAM banks are as follows for each core: >> Main R5FSS0 Core0 : OCSRAM1 >> Main R5FSS0 Core1 : OCSRAM2 >> Main R5FSS1 Core0 : OCSRAM3 >> Main R5FSS1 Core1 : OCSRAM4 >> >> Signed-off-by: Suman Anna >> Signed-off-by: Ming Wei >> Signed-off-by: Nishanth Menon >> Link: https://lore.kernel.org/r/20210528144718.25132-5-s-anna@ti.com >> --- >> arch/arm64/boot/dts/ti/k3-am642-evm.dts | 22 ++++++++++++++++++++++ >> arch/arm64/boot/dts/ti/k3-am642-sk.dts | 22 ++++++++++++++++++++++ >> 2 files changed, 44 insertions(+) >> >> diff --git a/arch/arm64/boot/dts/ti/k3-am642-evm.dts b/arch/arm64/boot/dts/ti/k3-am642-evm.dts >> index 4d0b3f86525e..083df636d7ff 100644 >> --- a/arch/arm64/boot/dts/ti/k3-am642-evm.dts >> +++ b/arch/arm64/boot/dts/ti/k3-am642-evm.dts >> @@ -184,28 +184,50 @@ cpsw3g_phy3: ethernet-phy@3 { >> }; >> }; >> >> +&oc_sram { >> + main_r5fss0_core0_sram: r5f-sram@40000 { >> + reg = <0x40000 0x40000>; >> + }; >> + >> + main_r5fss0_core1_sram: r5f-sram@80000 { >> + reg = <0x80000 0x40000>; >> + }; >> + >> + main_r5fss1_core0_sram: r5f-sram@c0000 { >> + reg = <0xc0000 0x40000>; >> + }; >> + >> + main_r5fss1_core1_sram: r5f-sram@100000 { >> + reg = <0x100000 0x40000>; >> + }; >> +}; > These addresses are currently in sync with the corresponding firmware linker map files. Any changes needed here should also be aligned and updated with all the firmwares then. Nishanth, How about dropping this patch until we conclude the discussion and picking up the rest? > We need to relook at these addresses -> please see the series from > Vignesh[1] and Ashwath[2]. > > 0x0 <-> 0x1a0000 is free > 0x1a0000 <-> 0x1bc000 -> TF-A > 0x1bc000 <-> 0x1c0000 -> Free > 0x1c0000 <-> 0x200000 -> Seems to be sysfw? Looking at the dicussion on v1, I am confused. Is the default reservation size for SYSFW 0x40000 (256K) or 0x20000 (128K)? The v2 of the SYSFW SRAM reservations is still using 256K at 0x1c0000 offset. > > > [1] https://lore.kernel.org/linux-devicetree/20210609140604.9490-1-vigneshr@ti.com/ > [2] https://lore.kernel.org/linux-devicetree/162343800075.7434.10921347563461214925.b4-ty@ti.com/ > _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel