From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id EEF0FC4332F for ; Thu, 3 Nov 2022 07:59:10 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-ID:Date:Subject:Cc:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=0Pr5q5wHN7xQ/hKnwCeddXlEunzLHp3lMY4UAIdE4gA=; b=HjuUTnsOjXK3ZT PrfUEkPzWB3poROn4L8VAoGK0KdnnKn4Lz63Oa+/eL6JEEXlm9zq8lU7igUPbUgdQkV3hzKWzmHsp DkoOhdfXbydOh0GBf5K7d//9qW+x+tmrndmVqQEjNboY2uHcjbkxwjlI7lsI2pW3Tmyw+SUSJBN29 A9IJ3SG1eeWoFffQGyn1pa+5LvPyuXjtickg8vAUqFN1/IBeoJ3vRlxRKJDFi3yKsHfY8OF0UMK3s lfEdhsM6CmFeP00K4fL/OrV7AZ+HdiRCbQiqgwRkvZJnze3ejGFJtiDVACNULer6pHkOXHHlcL6W5 dW/z+wBaUBHcAGbbcKkQ==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1oqV74-00GY4K-5o; Thu, 03 Nov 2022 07:58:10 +0000 Received: from mx1.tq-group.com ([93.104.207.81]) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1oqV6z-00GY3f-I4 for linux-arm-kernel@lists.infradead.org; Thu, 03 Nov 2022 07:58:08 +0000 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=tq-group.com; i=@tq-group.com; q=dns/txt; s=key1; t=1667462285; x=1698998285; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=OoV34fITQDEcfJ7BIkTC9nQwJ9hvY1tOIJZHsypuz6M=; b=DKDuudw4I0p5ItLu5Gc+SOI8C35wgmna65Lo0Cx8DqAvOjQGXouomZJA mF2uCzKA6/BObeYqsD9F5fD+P8mlG/BdIDTwZ0x6qv04YJ6r5lkB0HPV5 1YLXvQQoT1NxzjA7VDcS3ae92Fd8MxFSslQluBea3d3FC8cBLPlDWppHF auvUI+dFjhgcjNiFPtUcAYmAbM2BlCh/o/XDUePwHhfjHutQWhN/DpVyX vaCFRQED697wbA9Sv9CkI1P4SCvOpC3EzVuCctlFBy5aj86ei+vtZ8f25 AhxM1JXE/TacGzkgQR9OaVjotemlinaMlvo5aOoCigNTHlNxYohf/9M3L Q==; X-IronPort-AV: E=Sophos;i="5.95,235,1661810400"; d="scan'208";a="27125900" Received: from unknown (HELO tq-pgp-pr1.tq-net.de) ([192.168.6.15]) by mx1-pgp.tq-group.com with ESMTP; 03 Nov 2022 08:58:03 +0100 Received: from mx1.tq-group.com ([192.168.6.7]) by tq-pgp-pr1.tq-net.de (PGP Universal service); Thu, 03 Nov 2022 08:58:03 +0100 X-PGP-Universal: processed; by tq-pgp-pr1.tq-net.de on Thu, 03 Nov 2022 08:58:03 +0100 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=tq-group.com; i=@tq-group.com; q=dns/txt; s=key1; t=1667462283; x=1698998283; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=OoV34fITQDEcfJ7BIkTC9nQwJ9hvY1tOIJZHsypuz6M=; b=k3ZnY0dhbpP3QRlhfJdtVdVC8PSoBuxSMHkHGvrWFioGZLDAKr9BQHlc rzcscqKiKbQOm+f+lL8BV7oKYDCeaNAVM+nExK5AoSSuUIZbRmsAENe7m jqrM927rvPdkjzrwCAmgWpjVHyGZvPPLn5VxhvrQjScbmi58Ss1BlKNrz IMFPU/2fIJ+KJbJDLWOWOlkcR6wuCvIyG522uviGlJemoJop7R2/zCUl/ fXEC8EuEbQKfJ+crXmK7tZRODLYom9uOnsGIZWutBDb4pZmj1EHrbzBzm e6xCtt20dMZ1hBixSyis2OPSOoiR7yFBJyF+PFeP6mVxE37nuBUt1p4rJ A==; X-IronPort-AV: E=Sophos;i="5.95,235,1661810400"; d="scan'208";a="27125899" Received: from vtuxmail01.tq-net.de ([10.115.0.20]) by mx1.tq-group.com with ESMTP; 03 Nov 2022 08:58:03 +0100 Received: from steina-w.localnet (unknown [10.123.53.21]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)) (No client certificate requested) by vtuxmail01.tq-net.de (Postfix) with ESMTPSA id 2F16A280056; Thu, 3 Nov 2022 08:58:03 +0100 (CET) From: Alexander Stein To: linux-arm-kernel@lists.infradead.org, Marek Vasut Cc: Fabio Estevam , Peng Fan , Richard Zhu , Shawn Guo , NXP Linux Team , Marek Vasut Subject: Re: [PATCH 1/3] arm64: dts: imx8mm: Deduplicate PCIe clock-names property Date: Thu, 03 Nov 2022 08:58:01 +0100 Message-ID: <2305194.irdbgypaU6@steina-w> Organization: TQ-Systems GmbH In-Reply-To: <20221102212248.138284-1-marex@denx.de> References: <20221102212248.138284-1-marex@denx.de> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20221103_005806_173370_8AFDFDC7 X-CRM114-Status: GOOD ( 16.17 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Am Mittwoch, 2. November 2022, 22:22:46 CET schrieb Marek Vasut: > Move the PCIe clock-names property from various DTs into SoC dtsi to > reduce duplication. In case of a couple of boards, reorder the clock > so they match the order in yaml DT bindings. > > Signed-off-by: Marek Vasut > --- > Cc: Fabio Estevam > Cc: Peng Fan > Cc: Richard Zhu > Cc: Shawn Guo > Cc: NXP Linux Team > To: linux-arm-kernel@lists.infradead.org > --- > arch/arm64/boot/dts/freescale/imx8mm-beacon-baseboard.dtsi | 5 ++--- > arch/arm64/boot/dts/freescale/imx8mm-data-modul-edm-sbc.dts | 5 ++--- > arch/arm64/boot/dts/freescale/imx8mm-evk.dtsi | 5 ++--- > arch/arm64/boot/dts/freescale/imx8mm-innocomm-wb15.dtsi | 1 - > arch/arm64/boot/dts/freescale/imx8mm-phyboard-polis-rdk.dts | 6 +++--- > arch/arm64/boot/dts/freescale/imx8mm-tqma8mqml-mba8mx.dts | 5 ++--- > arch/arm64/boot/dts/freescale/imx8mm-venice-gw71xx.dtsi | 5 ++--- > arch/arm64/boot/dts/freescale/imx8mm-venice-gw72xx.dtsi | 5 ++--- > arch/arm64/boot/dts/freescale/imx8mm-venice-gw73xx.dtsi | 5 ++--- > arch/arm64/boot/dts/freescale/imx8mm-venice-gw7901.dts | 5 ++--- > arch/arm64/boot/dts/freescale/imx8mm-venice-gw7902.dts | 5 ++--- > arch/arm64/boot/dts/freescale/imx8mm-venice-gw7903.dts | 5 ++--- > arch/arm64/boot/dts/freescale/imx8mm-venice-gw7904.dts | 5 ++--- > arch/arm64/boot/dts/freescale/imx8mm-verdin.dtsi | 5 ++--- > arch/arm64/boot/dts/freescale/imx8mm.dtsi | 1 + > 15 files changed, 28 insertions(+), 40 deletions(-) > > diff --git a/arch/arm64/boot/dts/freescale/imx8mm-beacon-baseboard.dtsi > b/arch/arm64/boot/dts/freescale/imx8mm-beacon-baseboard.dtsi index > 03266bd90a06b..f3cb7e27799e7 100644 > --- a/arch/arm64/boot/dts/freescale/imx8mm-beacon-baseboard.dtsi > +++ b/arch/arm64/boot/dts/freescale/imx8mm-beacon-baseboard.dtsi > @@ -241,9 +241,8 @@ &pcie0 { > pinctrl-names = "default"; > pinctrl-0 = <&pinctrl_pcie0>; > reset-gpio = <&gpio4 21 GPIO_ACTIVE_LOW>; > - clocks = <&clk IMX8MM_CLK_PCIE1_ROOT>, <&clk IMX8MM_CLK_PCIE1_AUX>, > - <&pcie0_refclk_gated>; > - clock-names = "pcie", "pcie_aux", "pcie_bus"; > + clocks = <&clk IMX8MM_CLK_PCIE1_ROOT>, <&pcie0_refclk_gated>, > + <&clk IMX8MM_CLK_PCIE1_AUX>; > assigned-clocks = <&clk IMX8MM_CLK_PCIE1_AUX>, > <&clk IMX8MM_CLK_PCIE1_CTRL>; > assigned-clock-rates = <10000000>, <250000000>; > diff --git a/arch/arm64/boot/dts/freescale/imx8mm-data-modul-edm-sbc.dts > b/arch/arm64/boot/dts/freescale/imx8mm-data-modul-edm-sbc.dts index > cd08430126887..a99cdb9630ef8 100644 > --- a/arch/arm64/boot/dts/freescale/imx8mm-data-modul-edm-sbc.dts > +++ b/arch/arm64/boot/dts/freescale/imx8mm-data-modul-edm-sbc.dts > @@ -905,9 +905,8 @@ &pcie0 { > pinctrl-names = "default"; > pinctrl-0 = <&pinctrl_pcie0>; > reset-gpio = <&gpio1 5 GPIO_ACTIVE_LOW>; > - clocks = <&clk IMX8MM_CLK_PCIE1_ROOT>, <&clk IMX8MM_CLK_PCIE1_AUX>, > - <&pcieclk 0>; > - clock-names = "pcie", "pcie_aux", "pcie_bus"; > + clocks = <&clk IMX8MM_CLK_PCIE1_ROOT>, <&pcieclk 0>, > + <&clk IMX8MM_CLK_PCIE1_AUX>; > assigned-clocks = <&clk IMX8MM_CLK_PCIE1_AUX>, > <&clk IMX8MM_CLK_PCIE1_CTRL>; > assigned-clock-rates = <10000000>, <250000000>; > diff --git a/arch/arm64/boot/dts/freescale/imx8mm-evk.dtsi > b/arch/arm64/boot/dts/freescale/imx8mm-evk.dtsi index > 7d6317d95b131..7d004ffe7d4a6 100644 > --- a/arch/arm64/boot/dts/freescale/imx8mm-evk.dtsi > +++ b/arch/arm64/boot/dts/freescale/imx8mm-evk.dtsi > @@ -358,9 +358,8 @@ &pcie0 { > pinctrl-names = "default"; > pinctrl-0 = <&pinctrl_pcie0>; > reset-gpio = <&gpio4 21 GPIO_ACTIVE_LOW>; > - clocks = <&clk IMX8MM_CLK_PCIE1_ROOT>, <&clk IMX8MM_CLK_PCIE1_AUX>, > - <&pcie0_refclk>; > - clock-names = "pcie", "pcie_aux", "pcie_bus"; > + clocks = <&clk IMX8MM_CLK_PCIE1_ROOT>, <&pcie0_refclk>, > + <&clk IMX8MM_CLK_PCIE1_AUX>; > assigned-clocks = <&clk IMX8MM_CLK_PCIE1_AUX>, > <&clk IMX8MM_CLK_PCIE1_CTRL>; > assigned-clock-rates = <10000000>, <250000000>; > diff --git a/arch/arm64/boot/dts/freescale/imx8mm-innocomm-wb15.dtsi > b/arch/arm64/boot/dts/freescale/imx8mm-innocomm-wb15.dtsi index > 44e87b1568e79..1bbf1c1521415 100644 > --- a/arch/arm64/boot/dts/freescale/imx8mm-innocomm-wb15.dtsi > +++ b/arch/arm64/boot/dts/freescale/imx8mm-innocomm-wb15.dtsi > @@ -212,7 +212,6 @@ &pcie0 { > reset-gpio = <&gpio5 21 GPIO_ACTIVE_LOW>; > clocks = <&clk IMX8MM_CLK_PCIE1_ROOT>, <&clk IMX8MM_CLK_PCIE1_PHY>, > <&clk IMX8MM_CLK_PCIE1_AUX>; > - clock-names = "pcie", "pcie_bus", "pcie_aux"; > fsl,max-link-speed = <1>; > assigned-clocks = <&clk IMX8MM_CLK_PCIE1_AUX>, <&clk > IMX8MM_CLK_PCIE1_CTRL>; assigned-clock-rates = <10000000>, <250000000>; > diff --git a/arch/arm64/boot/dts/freescale/imx8mm-phyboard-polis-rdk.dts > b/arch/arm64/boot/dts/freescale/imx8mm-phyboard-polis-rdk.dts index > 4a3df2b77b0be..4344d7b521911 100644 > --- a/arch/arm64/boot/dts/freescale/imx8mm-phyboard-polis-rdk.dts > +++ b/arch/arm64/boot/dts/freescale/imx8mm-phyboard-polis-rdk.dts > @@ -175,9 +175,9 @@ &pcie0 { > assigned-clock-parents = <&clk IMX8MM_SYS_PLL2_50M>, > <&clk IMX8MM_SYS_PLL2_250M>; > assigned-clock-rates = <10000000>, <250000000>; > - clocks = <&clk IMX8MM_CLK_PCIE1_ROOT>, <&clk IMX8MM_CLK_PCIE1_AUX>, > - <&clk IMX8MM_CLK_PCIE1_PHY>; > - clock-names = "pcie", "pcie_aux", "pcie_bus"; > + clocks = <&clk IMX8MM_CLK_PCIE1_ROOT>, > + <&clk IMX8MM_CLK_PCIE1_PHY>, > + <&clk IMX8MM_CLK_PCIE1_AUX>; > pinctrl-names = "default"; > pinctrl-0 = <&pinctrl_pcie>; > reset-gpio = <&gpio4 9 GPIO_ACTIVE_LOW>; > diff --git a/arch/arm64/boot/dts/freescale/imx8mm-tqma8mqml-mba8mx.dts > b/arch/arm64/boot/dts/freescale/imx8mm-tqma8mqml-mba8mx.dts index > 7e0aeb2db3054..65b99e201d8f7 100644 > --- a/arch/arm64/boot/dts/freescale/imx8mm-tqma8mqml-mba8mx.dts > +++ b/arch/arm64/boot/dts/freescale/imx8mm-tqma8mqml-mba8mx.dts > @@ -65,9 +65,8 @@ &pcie_phy { > > &pcie0 { > reset-gpio = <&expander0 14 GPIO_ACTIVE_LOW>; > - clocks = <&clk IMX8MM_CLK_PCIE1_ROOT>, <&clk IMX8MM_CLK_PCIE1_AUX>, > - <&pcie0_refclk>; > - clock-names = "pcie", "pcie_aux", "pcie_bus"; > + clocks = <&clk IMX8MM_CLK_PCIE1_ROOT>, <&pcie0_refclk>, > + <&clk IMX8MM_CLK_PCIE1_AUX>; > assigned-clocks = <&clk IMX8MM_CLK_PCIE1_AUX>, > <&clk IMX8MM_CLK_PCIE1_CTRL>; > assigned-clock-rates = <10000000>, <250000000>; > diff --git a/arch/arm64/boot/dts/freescale/imx8mm-venice-gw71xx.dtsi > b/arch/arm64/boot/dts/freescale/imx8mm-venice-gw71xx.dtsi index > c557dbf4dcd60..0ce60ad9c7d50 100644 > --- a/arch/arm64/boot/dts/freescale/imx8mm-venice-gw71xx.dtsi > +++ b/arch/arm64/boot/dts/freescale/imx8mm-venice-gw71xx.dtsi > @@ -120,9 +120,8 @@ &pcie0 { > pinctrl-names = "default"; > pinctrl-0 = <&pinctrl_pcie0>; > reset-gpio = <&gpio4 6 GPIO_ACTIVE_LOW>; > - clocks = <&clk IMX8MM_CLK_PCIE1_ROOT>, <&clk IMX8MM_CLK_PCIE1_AUX>, > - <&pcie0_refclk>; > - clock-names = "pcie", "pcie_aux", "pcie_bus"; > + clocks = <&clk IMX8MM_CLK_PCIE1_ROOT>, <&pcie0_refclk>, > + <&clk IMX8MM_CLK_PCIE1_AUX>; > assigned-clocks = <&clk IMX8MM_CLK_PCIE1_AUX>, > <&clk IMX8MM_CLK_PCIE1_CTRL>; > assigned-clock-rates = <10000000>, <250000000>; > diff --git a/arch/arm64/boot/dts/freescale/imx8mm-venice-gw72xx.dtsi > b/arch/arm64/boot/dts/freescale/imx8mm-venice-gw72xx.dtsi index > 41d0de6a7027b..570992a52b759 100644 > --- a/arch/arm64/boot/dts/freescale/imx8mm-venice-gw72xx.dtsi > +++ b/arch/arm64/boot/dts/freescale/imx8mm-venice-gw72xx.dtsi > @@ -142,9 +142,8 @@ &pcie0 { > pinctrl-names = "default"; > pinctrl-0 = <&pinctrl_pcie0>; > reset-gpio = <&gpio4 6 GPIO_ACTIVE_LOW>; > - clocks = <&clk IMX8MM_CLK_PCIE1_ROOT>, <&clk IMX8MM_CLK_PCIE1_AUX>, > - <&pcie0_refclk>; > - clock-names = "pcie", "pcie_aux", "pcie_bus"; > + clocks = <&clk IMX8MM_CLK_PCIE1_ROOT>, <&pcie0_refclk>, > + <&clk IMX8MM_CLK_PCIE1_AUX>; > assigned-clocks = <&clk IMX8MM_CLK_PCIE1_AUX>, > <&clk IMX8MM_CLK_PCIE1_CTRL>; > assigned-clock-rates = <10000000>, <250000000>; > diff --git a/arch/arm64/boot/dts/freescale/imx8mm-venice-gw73xx.dtsi > b/arch/arm64/boot/dts/freescale/imx8mm-venice-gw73xx.dtsi index > 244ef8d6cc688..47ba0be554fa2 100644 > --- a/arch/arm64/boot/dts/freescale/imx8mm-venice-gw73xx.dtsi > +++ b/arch/arm64/boot/dts/freescale/imx8mm-venice-gw73xx.dtsi > @@ -162,9 +162,8 @@ &pcie0 { > pinctrl-names = "default"; > pinctrl-0 = <&pinctrl_pcie0>; > reset-gpio = <&gpio4 6 GPIO_ACTIVE_LOW>; > - clocks = <&clk IMX8MM_CLK_PCIE1_ROOT>, <&clk IMX8MM_CLK_PCIE1_AUX>, > - <&pcie0_refclk>; > - clock-names = "pcie", "pcie_aux", "pcie_bus"; > + clocks = <&clk IMX8MM_CLK_PCIE1_ROOT>, <&pcie0_refclk>, > + <&clk IMX8MM_CLK_PCIE1_AUX>; > assigned-clocks = <&clk IMX8MM_CLK_PCIE1_AUX>, > <&clk IMX8MM_CLK_PCIE1_CTRL>; > assigned-clock-rates = <10000000>, <250000000>; > diff --git a/arch/arm64/boot/dts/freescale/imx8mm-venice-gw7901.dts > b/arch/arm64/boot/dts/freescale/imx8mm-venice-gw7901.dts index > 750a1f07ecb7a..2bd117cefef84 100644 > --- a/arch/arm64/boot/dts/freescale/imx8mm-venice-gw7901.dts > +++ b/arch/arm64/boot/dts/freescale/imx8mm-venice-gw7901.dts > @@ -702,9 +702,8 @@ &pcie0 { > pinctrl-names = "default"; > pinctrl-0 = <&pinctrl_pcie0>; > reset-gpio = <&gpio5 2 GPIO_ACTIVE_LOW>; > - clocks = <&clk IMX8MM_CLK_PCIE1_ROOT>, <&clk IMX8MM_CLK_PCIE1_AUX>, > - <&pcie0_refclk>; > - clock-names = "pcie", "pcie_aux", "pcie_bus"; > + clocks = <&clk IMX8MM_CLK_PCIE1_ROOT>, <&pcie0_refclk>, > + <&clk IMX8MM_CLK_PCIE1_AUX>; > assigned-clocks = <&clk IMX8MM_CLK_PCIE1_AUX>, > <&clk IMX8MM_CLK_PCIE1_CTRL>; > assigned-clock-rates = <10000000>, <250000000>; > diff --git a/arch/arm64/boot/dts/freescale/imx8mm-venice-gw7902.dts > b/arch/arm64/boot/dts/freescale/imx8mm-venice-gw7902.dts index > 421fd0004eafc..3e203ace11da2 100644 > --- a/arch/arm64/boot/dts/freescale/imx8mm-venice-gw7902.dts > +++ b/arch/arm64/boot/dts/freescale/imx8mm-venice-gw7902.dts > @@ -622,9 +622,8 @@ &pcie0 { > pinctrl-names = "default"; > pinctrl-0 = <&pinctrl_pcie0>; > reset-gpio = <&gpio4 5 GPIO_ACTIVE_LOW>; > - clocks = <&clk IMX8MM_CLK_PCIE1_ROOT>, <&clk IMX8MM_CLK_PCIE1_AUX>, > - <&pcie0_refclk>; > - clock-names = "pcie", "pcie_aux", "pcie_bus"; > + clocks = <&clk IMX8MM_CLK_PCIE1_ROOT>, <&pcie0_refclk>, > + <&clk IMX8MM_CLK_PCIE1_AUX>; > assigned-clocks = <&clk IMX8MM_CLK_PCIE1_AUX>, > <&clk IMX8MM_CLK_PCIE1_CTRL>; > assigned-clock-rates = <10000000>, <250000000>; > diff --git a/arch/arm64/boot/dts/freescale/imx8mm-venice-gw7903.dts > b/arch/arm64/boot/dts/freescale/imx8mm-venice-gw7903.dts index > 8ce562246a08e..e7c79a82ab33d 100644 > --- a/arch/arm64/boot/dts/freescale/imx8mm-venice-gw7903.dts > +++ b/arch/arm64/boot/dts/freescale/imx8mm-venice-gw7903.dts > @@ -557,9 +557,8 @@ &pcie0 { > pinctrl-names = "default"; > pinctrl-0 = <&pinctrl_pcie0>; > reset-gpio = <&gpio5 11 GPIO_ACTIVE_LOW>; > - clocks = <&clk IMX8MM_CLK_PCIE1_ROOT>, <&clk IMX8MM_CLK_PCIE1_AUX>, > - <&pcie0_refclk>; > - clock-names = "pcie", "pcie_aux", "pcie_bus"; > + clocks = <&clk IMX8MM_CLK_PCIE1_ROOT>, <&pcie0_refclk>, > + <&clk IMX8MM_CLK_PCIE1_AUX>; > assigned-clocks = <&clk IMX8MM_CLK_PCIE1_AUX>, > <&clk IMX8MM_CLK_PCIE1_CTRL>; > assigned-clock-rates = <10000000>, <250000000>; > diff --git a/arch/arm64/boot/dts/freescale/imx8mm-venice-gw7904.dts > b/arch/arm64/boot/dts/freescale/imx8mm-venice-gw7904.dts index > eceed9816f5dc..2c44ceefa6ae7 100644 > --- a/arch/arm64/boot/dts/freescale/imx8mm-venice-gw7904.dts > +++ b/arch/arm64/boot/dts/freescale/imx8mm-venice-gw7904.dts > @@ -618,9 +618,8 @@ &pcie0 { > pinctrl-names = "default"; > pinctrl-0 = <&pinctrl_pcie0>; > reset-gpio = <&gpio5 11 GPIO_ACTIVE_LOW>; > - clocks = <&clk IMX8MM_CLK_PCIE1_ROOT>, <&clk IMX8MM_CLK_PCIE1_AUX>, > - <&pcie0_refclk>; > - clock-names = "pcie", "pcie_aux", "pcie_bus"; > + clocks = <&clk IMX8MM_CLK_PCIE1_ROOT>, <&pcie0_refclk>, > + <&clk IMX8MM_CLK_PCIE1_AUX>, > assigned-clocks = <&clk IMX8MM_CLK_PCIE1_AUX>, > <&clk IMX8MM_CLK_PCIE1_CTRL>; > assigned-clock-rates = <10000000>, <250000000>; > diff --git a/arch/arm64/boot/dts/freescale/imx8mm-verdin.dtsi > b/arch/arm64/boot/dts/freescale/imx8mm-verdin.dtsi index > 0d454e0e2f7c8..ac7af722f240d 100644 > --- a/arch/arm64/boot/dts/freescale/imx8mm-verdin.dtsi > +++ b/arch/arm64/boot/dts/freescale/imx8mm-verdin.dtsi > @@ -654,9 +654,8 @@ &pcie0 { > <&clk IMX8MM_SYS_PLL2_250M>; > assigned-clock-rates = <10000000>, <250000000>; > clocks = <&clk IMX8MM_CLK_PCIE1_ROOT>, > - <&clk IMX8MM_CLK_PCIE1_AUX>, > - <&clk IMX8MM_CLK_PCIE1_PHY>; > - clock-names = "pcie", "pcie_aux", "pcie_bus"; > + <&clk IMX8MM_CLK_PCIE1_PHY>, > + <&clk IMX8MM_CLK_PCIE1_AUX>; > pinctrl-names = "default"; > pinctrl-0 = <&pinctrl_pcie0>; > /* PCIE_1_RESET# (SODIMM 244) */ > diff --git a/arch/arm64/boot/dts/freescale/imx8mm.dtsi > b/arch/arm64/boot/dts/freescale/imx8mm.dtsi index > ac51ee6c28fe1..c11fcfc8e58dc 100644 > --- a/arch/arm64/boot/dts/freescale/imx8mm.dtsi > +++ b/arch/arm64/boot/dts/freescale/imx8mm.dtsi > @@ -1283,6 +1283,7 @@ pcie0: pcie@33800000 { > <0 0 0 4 &gic GIC_SPI 122 IRQ_TYPE_LEVEL_HIGH>; > fsl,max-link-speed = <2>; > linux,pci-domain = <0>; > + clock-names = "pcie", "pcie_bus", "pcie_aux"; > power-domains = <&pgc_pcie>; > resets = <&src IMX8MQ_RESET_PCIE_CTRL_APPS_EN>, > <&src IMX8MQ_RESET_PCIE_CTRL_APPS_TURNOFF>; For imx8mm.dtsi and imx8mm-tqma8mqml-mba8mx.dts: Reviewed-by: Alexander Stein Thanks Alexander _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel