* [PATCH] clk: rockchip: fix rk3188 USB HSIC PHY clock divider
@ 2014-11-21 10:08 Julien CHAUVEAU
2014-11-23 0:56 ` Heiko Stübner
0 siblings, 1 reply; 2+ messages in thread
From: Julien CHAUVEAU @ 2014-11-21 10:08 UTC (permalink / raw)
To: linux-arm-kernel
The USB HSIC PHY clock divider is set in the register RK2928_CLKSEL_CON(11).
Signed-off-by: Julien CHAUVEAU <julien.chauveau@neo-technologies.fr>
---
drivers/clk/rockchip/clk-rk3188.c | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/drivers/clk/rockchip/clk-rk3188.c b/drivers/clk/rockchip/clk-rk3188.c
index 725d841..f27ea47 100644
--- a/drivers/clk/rockchip/clk-rk3188.c
+++ b/drivers/clk/rockchip/clk-rk3188.c
@@ -664,7 +664,7 @@ static struct rockchip_clk_branch rk3188_clk_branches[] __initdata = {
RK2928_CLKSEL_CON(30), 0, 2, DFLAGS,
RK2928_CLKGATE_CON(3), 6, GFLAGS),
DIV(0, "sclk_hsicphy_12m", "sclk_hsicphy_480m", 0,
- RK2928_CLKGATE_CON(11), 8, 6, DFLAGS),
+ RK2928_CLKSEL_CON(11), 8, 6, DFLAGS),
MUX(0, "i2s_src", mux_pll_src_gpll_cpll_p, 0,
RK2928_CLKSEL_CON(2), 15, 1, MFLAGS),
--
2.1.0
^ permalink raw reply related [flat|nested] 2+ messages in thread* [PATCH] clk: rockchip: fix rk3188 USB HSIC PHY clock divider
2014-11-21 10:08 [PATCH] clk: rockchip: fix rk3188 USB HSIC PHY clock divider Julien CHAUVEAU
@ 2014-11-23 0:56 ` Heiko Stübner
0 siblings, 0 replies; 2+ messages in thread
From: Heiko Stübner @ 2014-11-23 0:56 UTC (permalink / raw)
To: linux-arm-kernel
Am Freitag, 21. November 2014, 11:08:47 schrieb Julien CHAUVEAU:
> The USB HSIC PHY clock divider is set in the register RK2928_CLKSEL_CON(11).
>
> Signed-off-by: Julien CHAUVEAU <julien.chauveau@neo-technologies.fr>
applied to my clk branch for 3.19
Thanks
Heiko
> ---
> drivers/clk/rockchip/clk-rk3188.c | 2 +-
> 1 file changed, 1 insertion(+), 1 deletion(-)
>
> diff --git a/drivers/clk/rockchip/clk-rk3188.c
> b/drivers/clk/rockchip/clk-rk3188.c index 725d841..f27ea47 100644
> --- a/drivers/clk/rockchip/clk-rk3188.c
> +++ b/drivers/clk/rockchip/clk-rk3188.c
> @@ -664,7 +664,7 @@ static struct rockchip_clk_branch rk3188_clk_branches[]
> __initdata = { RK2928_CLKSEL_CON(30), 0, 2, DFLAGS,
> RK2928_CLKGATE_CON(3), 6, GFLAGS),
> DIV(0, "sclk_hsicphy_12m", "sclk_hsicphy_480m", 0,
> - RK2928_CLKGATE_CON(11), 8, 6, DFLAGS),
> + RK2928_CLKSEL_CON(11), 8, 6, DFLAGS),
>
> MUX(0, "i2s_src", mux_pll_src_gpll_cpll_p, 0,
> RK2928_CLKSEL_CON(2), 15, 1, MFLAGS),
^ permalink raw reply [flat|nested] 2+ messages in thread
end of thread, other threads:[~2014-11-23 0:56 UTC | newest]
Thread overview: 2+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2014-11-21 10:08 [PATCH] clk: rockchip: fix rk3188 USB HSIC PHY clock divider Julien CHAUVEAU
2014-11-23 0:56 ` Heiko Stübner
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).