From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 659F8C10F1A for ; Sun, 28 Apr 2024 16:19:36 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-ID:Date:Subject:Cc:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=rNHbE21FJQ6IRgsx3/7V25FzJU/eiFbWoRykFwMcN3Q=; b=nNIldYM+D5a3rZ T2xpKj1sAh8A9qV65TH3GuA+XfHdPp6AWFgRpozmdO5vAa7uMI1DOQGjCoonUIbXNg6kHNi8EGDFM sFCzQU29xuLIplTYjLnkKS6CmSiVP+qDj+kKho7Kr8xtgSahYyRQU0ccyGgI7C8aa3dQImgokydk+ eXXWMpvpwl80mgjBsBa6pY2L95e2gdxrTuG0Egl1xJ7oxy+CUzGcwWMsv/zXG2dWabZLu28uKvKA8 BZCdUHBs/AyWajSXHAHzLeXPOtes/Qo6XhWxx0ArzKJoW1LhTrct56ye/k/E62r/QAMP9dTytDs81 HNf1miAZspegPktHPLUw==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.97.1 #2 (Red Hat Linux)) id 1s17FK-00000000Hau-078M; Sun, 28 Apr 2024 16:19:22 +0000 Received: from mail-wm1-x32a.google.com ([2a00:1450:4864:20::32a]) by bombadil.infradead.org with esmtps (Exim 4.97.1 #2 (Red Hat Linux)) id 1s17FH-00000000HaL-1YhZ for linux-arm-kernel@lists.infradead.org; Sun, 28 Apr 2024 16:19:20 +0000 Received: by mail-wm1-x32a.google.com with SMTP id 5b1f17b1804b1-41c1b75ca31so3312975e9.2 for ; Sun, 28 Apr 2024 09:19:17 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1714321156; x=1714925956; darn=lists.infradead.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=r8wa13zwfdNflwwU+lO/hDpPql8ov9l9JWWF4zFv8PI=; b=YlS5g+oUnoDCsQBAfOW0wYpo/GdkgDspPrV4wmWPas6XDyUV1Dg0+hU/dxQ0nWYGCv TPEhtlFE9Y+wqGh/V6cvQ3nQKJOazzTpzGICT3RigrHNB4xgXDqI21IAc5QKWNoaYC5J /TPKn96NeijRUl0UgxLpUBfTXUNn08rj7UVbyF0hzo+bMr26AgsWSc50ydYY21d2u/sn el3ALk3Cnm9XqlmCJDd//8Ed5sXJgC8U/Q5D1XHseOo9KIOywJPUDK06ld52GOHN4twh 10fRioE46Dnzq7XQmALT1ulm3APXP+G2PdEc3y8mea/RE78cLBq3WwKpWrINV31/gsmY mBuw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1714321156; x=1714925956; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=r8wa13zwfdNflwwU+lO/hDpPql8ov9l9JWWF4zFv8PI=; b=Ik4fQPWGVIIxL3UsBDumreCRZdhAzEknQW1nkettdPfe+NHHPo7pl+udEKFxXWZe9T mYiekd+LBOxNyDQlRjKWbyh64O6WPyE81sbzOT56YTXsb8PZaTyd3vPuEf1AxmwleEXX LddwgjD29+KSYmtrLFMSo9Yr5qWfoaEYIB8XN4rJURTi/2eQ4sCVsid8G+uxlq5ZCNm+ MGUabwWV+BssMfztc2wfiaHYZZSYd6Diaavvffi6l27rxR4l12izCbgCA8Nq1aoJ8LkY xcs5vxx4lexGTr8L+BqDPsIiOtYlarPd48Hq5XFNsNyxEjSFn7U2H4JxKaSwdLRObZ8x RqWA== X-Forwarded-Encrypted: i=1; AJvYcCV/gFv7KOmA/yc4CX6031tbQsF/g1V2V3k2KnW4M56UaRtWjzh0KfNaJk0g+INQrLW/rNNjXGvtKJIvGdOb1Z6QKSDZtQDurDBBVipbNQbGQmIXwB4= X-Gm-Message-State: AOJu0YxQczmtTzKmk8POZBEfFbaJh07lFxMPrxyQ7bf4u2D5DLH+SdYy eGzgkfFFfj+iWNAXMeLDB3/W+rQlfgbpzjNY5B75TU2dP0lPqQLmH5ZWIWod X-Google-Smtp-Source: AGHT+IGptgXSf37/lCXJb/77nPWdb36TF7NEcazq4nRcEnOE+ZBrhWAs9b9n7VfqYJuZo01OUoWiUg== X-Received: by 2002:a05:600c:3111:b0:41a:9fc2:a6b1 with SMTP id g17-20020a05600c311100b0041a9fc2a6b1mr7155221wmo.22.1714321155771; Sun, 28 Apr 2024 09:19:15 -0700 (PDT) Received: from jernej-laptop.localnet (86-58-6-171.dynamic.telemach.net. [86.58.6.171]) by smtp.gmail.com with ESMTPSA id p8-20020a05600c358800b00418f72d9027sm36319513wmq.18.2024.04.28.09.19.14 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 28 Apr 2024 09:19:15 -0700 (PDT) From: Jernej =?utf-8?B?xaBrcmFiZWM=?= To: linux-sunxi@lists.linux.dev, Dragan Simic Cc: wens@csie.org, samuel@sholland.org, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, linux-kernel@vger.kernel.org Subject: Re: [PATCH] arm64: dts: allwinner: Add cache information to the SoC dtsi for A64 Date: Sun, 28 Apr 2024 18:19:13 +0200 Message-ID: <2726728.mvXUDI8C0e@jernej-laptop> In-Reply-To: <6a772756c2c677dbdaaab4a2c71a358d8e4b27e9.1714304058.git.dsimic@manjaro.org> References: <6a772756c2c677dbdaaab4a2c71a358d8e4b27e9.1714304058.git.dsimic@manjaro.org> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20240428_091919_445115_C5A3124A X-CRM114-Status: GOOD ( 12.91 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Dne nedelja, 28. april 2024 ob 13:40:35 GMT +2 je Dragan Simic napisal(a): > Add missing cache information to the Allwinner A64 SoC dtsi, to allow > the userspace, which includes lscpu(1) that uses the virtual files provided > by the kernel under the /sys/devices/system/cpu directory, to display the > proper A64 cache information. > > While there, use a more self-descriptive label for the L2 cache node, which > also makes it more consistent with other SoC dtsi files. > > The cache parameters for the A64 dtsi were obtained and partially derived > by hand from the cache size and layout specifications found in the following > datasheets and technical reference manuals: > > - Allwinner A64 datasheet, version 1.1 > - ARM Cortex-A53 revision r0p3 TRM, version E > > For future reference, here's a brief summary of the documentation: > > - All caches employ the 64-byte cache line length > - Each Cortex-A53 core has 32 KB of L1 2-way, set-associative instruction > cache and 32 KB of L1 4-way, set-associative data cache > - The entire SoC has 512 KB of unified L2 16-way, set-associative cache > > Signed-off-by: Dragan Simic Reviewed-by: Jernej Skrabec Best regards, Jernej _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel