From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id BED9CC02185 for ; Sat, 18 Jan 2025 16:31:27 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender:List-Subscribe:List-Help :List-Post:List-Archive:List-Unsubscribe:List-Id:Content-Type: Content-Transfer-Encoding:MIME-Version:References:In-Reply-To:Message-ID:Date :Subject:Cc:To:From:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=3qK9VGUQLsSV1fviCq5ZDn3IDi9DKDriUQm8bYqt+y0=; b=blQP8314fFUl40sVn1WerHMHSw vHQ8WJEAIBi+VoutosE35VP6DJaoTH8lxlsULRXjOthb7K//8PQWOYeEgTKisdTHvo86F1R37uJ89 c333d7ZKvCI4jnOG4Dp1PzGeW9uhI0DGrUZQbt3mpNbE4KN3MfUEZG41yP8LW9ZK02PGQVa9NJ7CC EcEr31e/qYATWkLbiDrBmvjpbg1A7irQdINikarDnN3RmV0yB29QQSkRo/CPAiVES+xGh6/Wz0C/8 dxxDke7/yuS5sH8GLRuNLDX/rSzntCpNA8ptN5gJ1aX3juHaT/U6xFWZhsFjLt3umW/ov3qoJp3U/ oYAnEJqw==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.98 #2 (Red Hat Linux)) id 1tZBj9-00000002iNs-1E6K; Sat, 18 Jan 2025 16:31:15 +0000 Received: from mail-ed1-x532.google.com ([2a00:1450:4864:20::532]) by bombadil.infradead.org with esmtps (Exim 4.98 #2 (Red Hat Linux)) id 1tZBgJ-00000002hvd-0QT5 for linux-arm-kernel@lists.infradead.org; Sat, 18 Jan 2025 16:28:20 +0000 Received: by mail-ed1-x532.google.com with SMTP id 4fb4d7f45d1cf-5d0ac27b412so4136810a12.1 for ; Sat, 18 Jan 2025 08:28:18 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1737217697; x=1737822497; darn=lists.infradead.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=3qK9VGUQLsSV1fviCq5ZDn3IDi9DKDriUQm8bYqt+y0=; b=htz4iHRf24r+qauzJaZ435mMeaBpjTpBxR7DL90XWA+INkelxjTj9G/4cEYa/st9iI F37BW3sIqefCV8mdiChCwQt4dC2zJeBldghz5lYkK1l6xEmaaE0++sSSmXCUG8+ZOgvj YR/VmYhXmWoUmfAk8ElrIWbB5hDHgacSGVxQFoEmepp3hLm0c/k5JK2cirzM0KsGmGaa QnMy84vKpQs36wZtp+Q7Y0KUa9osh4MAh6zIk8MD/7ntms26J9xjKpYlevU7BrrHJOwI MBHWERgpGpoPCzf/y6rOHjiaYtQE1GOCDEP6AsOhkxr/Sxw8zyONpRF2CAuRRwWuRtV2 QRPA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1737217697; x=1737822497; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=3qK9VGUQLsSV1fviCq5ZDn3IDi9DKDriUQm8bYqt+y0=; b=n689kvrvpDPwGq1GcaoR9Kwr66iYrmhK8pZKIvlPJOr+NaoODpgghxhGK/B6y7nZLi MkzGlX/OZ1hdPzNrVVZioSBtnF43yZfehmDbAiLzP7lVu3qe+m1ZX7AnskHAPHYnEe6u q1FOV5tzhNWvkNtQWvr8tC79gvbjLNlulGlnqhE6dmZPqbgo0/Iqss67q32HjCjE6UGk 7nSR0Iol+pV9mJA31D3xe44lGN0MADBM7pcz1M4Uz134OSUWgXfClROxQdolstzMZ9lP OxzxGI8obwvIbi5jAv9Bt02NAZvft2secBREtwGD0AkADZri7QWzelMT+4iWVJlHFNOR SDqg== X-Forwarded-Encrypted: i=1; AJvYcCWDAnykzOips/sCreQPYe/qopZmWwsJNyBfGY0NtC2Zsj+2mTejx1rZRMW6jIyNenwf0oFAbk/8pGZ1sTLWxE+6@lists.infradead.org X-Gm-Message-State: AOJu0YxOl09HyAPqnlOTpTBcliAKSAKRpMsNnXMVsgc0D+NAJ4QMWiJ/ LnrWXGAavlddHwbRzy3hOoIuSbv0q+toOegoBmnEkS4O5rZsBbK+ X-Gm-Gg: ASbGncu8sLDJZC/tm9lA/GIuXlhRiMUz/rTKDNtJO5UH6N0Ts9Y3fWsuv7rc3KXOgbS uG5EDpMVIp91Z0UGK/yc1XerLl8na4B9Lh68L/LsqN+LHU3V64c+97wrhcnr9YCT6hvdcd+bEEn 3LdUphLIlW02C3vF6QKKqrVR/41WeKPVTqd0hFdgVn+M2Nodnc5q7XtBQViSU5TUWbDcGNwVeMw kxkGdhW7wme+EMg4WoBbFq7VdUWhGY2OtGDGs+/9lQTh1H/BkxYSyVYynAempH26mFULdgrgzTV WVy0WlyKNg5jW7c= X-Google-Smtp-Source: AGHT+IGyjMDuSipg8uqnrp3QQWrF+JEzC7jqNIST1L3PukQeJHqMCiwtLjv7aFSuOtfiLnAgFCiaLA== X-Received: by 2002:a17:907:6d17:b0:aab:d8e4:2062 with SMTP id a640c23a62f3a-ab38b3df931mr583281866b.56.1737217696832; Sat, 18 Jan 2025 08:28:16 -0800 (PST) Received: from jernej-laptop.localnet ([188.159.248.16]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-ab384f86f7bsm363583766b.149.2025.01.18.08.28.15 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 18 Jan 2025 08:28:16 -0800 (PST) From: Jernej =?UTF-8?B?xaBrcmFiZWM=?= To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Chen-Yu Tsai , Samuel Holland , Andre Przywara Cc: devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-sunxi@lists.linux.dev, linux-kernel@vger.kernel.org Subject: Re: [PATCH 11/14] arm64: dts: allwinner: Add Allwinner A523 .dtsi file Date: Sat, 18 Jan 2025 17:28:14 +0100 Message-ID: <2763298.mvXUDI8C0e@jernej-laptop> In-Reply-To: <20241111013033.22793-12-andre.przywara@arm.com> References: <20241111013033.22793-1-andre.przywara@arm.com> <20241111013033.22793-12-andre.przywara@arm.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20250118_082819_144579_43C724C1 X-CRM114-Status: GOOD ( 17.84 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Dne ponedeljek, 11. november 2024 ob 02:30:30 Srednjeevropski standardni = =C4=8Das je Andre Przywara napisal(a): > The Allwinner A523, and its siblings A527 and T527, which share the same > die, are a new family of SoCs introduced in 2023. They features eight > Arm Cortex-A55 cores, and, among the other usual peripherals, a PCIe and > USB 3.0 controller. >=20 > Add the basic SoC devicetree .dtsi for the chip, describing the > fundamental peripherals: the cores, GIC, timer, RTC, CCU and pinctrl. > Also some other peripherals are fully compatible with previous IP, so > add the USB and MMC nodes as well. > The other peripherals will be added in the future, once we understand > their compatibility and DT requirements. >=20 > Signed-off-by: Andre Przywara > --- > .../arm64/boot/dts/allwinner/sun55i-a523.dtsi | 386 ++++++++++++++++++ > 1 file changed, 386 insertions(+) > create mode 100644 arch/arm64/boot/dts/allwinner/sun55i-a523.dtsi >=20 > diff --git a/arch/arm64/boot/dts/allwinner/sun55i-a523.dtsi b/arch/arm64/= boot/dts/allwinner/sun55i-a523.dtsi > new file mode 100644 > index 0000000000000..96072cea10da4 > --- /dev/null > +++ b/arch/arm64/boot/dts/allwinner/sun55i-a523.dtsi > @@ -0,0 +1,386 @@ > +// SPDX-License-Identifier: (GPL-2.0-only OR MIT) > +// Copyright (C) 2023-2024 Arm Ltd. > + > +#include > +#include > +#include > +#include > +#include > +#include > + > +/ { > + interrupt-parent =3D <&gic>; > + #address-cells =3D <2>; > + #size-cells =3D <2>; > + > + cpus { > + #address-cells =3D <1>; > + #size-cells =3D <0>; > + > + cpu0: cpu@0 { > + compatible =3D "arm,cortex-a55"; > + device_type =3D "cpu"; > + reg =3D <0x000>; > + }; > + }; > + > + ext_osc32k: ext-osc32k-clk { > + #clock-cells =3D <0>; > + compatible =3D "fixed-clock"; > + clock-frequency =3D <32768>; > + clock-output-names =3D "ext_osc32k"; > + }; osc32k should be part of the board DT. It's not mandatory, and some boards, at least with older generations of SoCs, don't have it. Best regards, Jernej > + > + osc24M: osc24M-clk { > + #clock-cells =3D <0>; > + compatible =3D "fixed-clock"; > + clock-frequency =3D <24000000>; > + clock-output-names =3D "osc24M"; > + }; > + > + pmu { > + compatible =3D "arm,cortex-a55-pmu"; > + interrupts =3D ; > + }; > + > + timer { > + compatible =3D "arm,armv8-timer"; > + arm,no-tick-in-suspend; > + interrupts =3D , > + , > + , > + ; > + }; > + > + soc { > + compatible =3D "simple-bus"; > + #address-cells =3D <1>; > + #size-cells =3D <1>; > + ranges =3D <0x0 0x0 0x0 0x40000000>; > + > + pio: pinctrl@2000000 { > + compatible =3D "allwinner,sun55i-a523-pinctrl"; > + reg =3D <0x2000000 0x800>; > + interrupts =3D , > + , > + , > + , > + , > + , > + , > + , > + , > + ; > + clocks =3D <&ccu CLK_APB1>, <&osc24M>, <&rtc CLK_OSC32K>; > + clock-names =3D "apb", "hosc", "losc"; > + gpio-controller; > + #gpio-cells =3D <3>; > + interrupt-controller; > + #interrupt-cells =3D <3>; > + > + mmc0_pins: mmc0-pins { > + pins =3D "PF0" ,"PF1", "PF2", "PF3", "PF4", "PF5"; > + allwinner,pinmux =3D <2>; > + function =3D "mmc0"; > + drive-strength =3D <30>; > + bias-pull-up; > + }; > + > + /omit-if-no-ref/ > + mmc1_pins: mmc1-pins { > + pins =3D "PG0" ,"PG1", "PG2", "PG3", "PG4", "PG5"; > + allwinner,pinmux =3D <2>; > + function =3D "mmc1"; > + drive-strength =3D <30>; > + bias-pull-up; > + }; > + > + mmc2_pins: mmc2-pins { > + pins =3D "PC1" ,"PC5", "PC6", "PC8", "PC9", > + "PC10", "PC11", "PC13", "PC14", "PC15", > + "PC16"; > + allwinner,pinmux =3D <3>; > + function =3D "mmc2"; > + drive-strength =3D <30>; > + bias-pull-up; > + }; > + > + uart0_pb_pins: uart0-pb-pins { > + pins =3D "PB9", "PB10"; > + allwinner,pinmux =3D <2>; > + function =3D "uart0"; > + }; > + }; > + > + ccu: clock@2001000 { > + compatible =3D "allwinner,sun55i-a523-ccu"; > + reg =3D <0x02001000 0x1000>; > + clocks =3D <&osc24M>, <&rtc CLK_OSC32K>, <&rtc CLK_IOSC>; > + clock-names =3D "hosc", "losc", "iosc"; > + #clock-cells =3D <1>; > + #reset-cells =3D <1>; > + }; > + > + mmc0: mmc@4020000 { > + compatible =3D "allwinner,sun55i-a523-mmc", > + "allwinner,sun20i-d1-mmc"; > + reg =3D <0x04020000 0x1000>; > + clocks =3D <&ccu CLK_BUS_MMC0>, <&ccu CLK_MMC0>; > + clock-names =3D "ahb", "mmc"; > + resets =3D <&ccu RST_BUS_MMC0>; > + reset-names =3D "ahb"; > + interrupts =3D ; > + pinctrl-names =3D "default"; > + pinctrl-0 =3D <&mmc0_pins>; > + status =3D "disabled"; > + > + max-frequency =3D <150000000>; > + cap-sd-highspeed; > + cap-mmc-highspeed; > + cap-sdio-irq; > + #address-cells =3D <1>; > + #size-cells =3D <0>; > + }; > + > + mmc2: mmc@4022000 { > + compatible =3D "allwinner,sun55i-a523-mmc", > + "allwinner,sun20i-d1-mmc"; > + reg =3D <0x04022000 0x1000>; > + clocks =3D <&ccu CLK_BUS_MMC2>, <&ccu CLK_MMC2>; > + clock-names =3D "ahb", "mmc"; > + resets =3D <&ccu RST_BUS_MMC2>; > + reset-names =3D "ahb"; > + interrupts =3D ; > + pinctrl-names =3D "default"; > + pinctrl-0 =3D <&mmc2_pins>; > + status =3D "disabled"; > + > + max-frequency =3D <150000000>; > + cap-sd-highspeed; > + cap-mmc-highspeed; > + cap-sdio-irq; > + #address-cells =3D <1>; > + #size-cells =3D <0>; > + }; > + > + wdt: watchdog@2050000 { > + compatible =3D "allwinner,sun55i-a523-wdt"; > + reg =3D <0x2050000 0x20>; > + interrupts =3D ; > + clocks =3D <&osc24M>, <&rtc CLK_OSC32K>; > + clock-names =3D "hosc", "losc"; > + status =3D "okay"; > + }; > + > + uart0: serial@2500000 { > + compatible =3D "snps,dw-apb-uart"; > + reg =3D <0x02500000 0x400>; > + interrupts =3D ; > + reg-shift =3D <2>; > + reg-io-width =3D <4>; > + clocks =3D <&ccu CLK_BUS_UART0>; > + resets =3D <&ccu RST_BUS_UART0>; > + status =3D "disabled"; > + }; > + > + i2c0: i2c@2502000 { > + compatible =3D "allwinner,sun55i-a523-i2c", > + "allwinner,sun8i-v536-i2c", > + "allwinner,sun6i-a31-i2c"; > + reg =3D <0x2502000 0x400>; > + interrupts =3D ; > + clocks =3D <&ccu CLK_BUS_I2C0>; > + resets =3D <&ccu RST_BUS_I2C0>; > + status =3D "disabled"; > + #address-cells =3D <1>; > + #size-cells =3D <0>; > + }; > + > + gic: interrupt-controller@3400000 { > + compatible =3D "arm,gic-v3"; > + #address-cells =3D <1>; > + #interrupt-cells =3D <3>; > + #size-cells =3D <1>; > + ranges; > + interrupt-controller; > + reg =3D <0x3400000 0x10000>, > + <0x3460000 0x100000>; > + interrupts =3D ; > + dma-noncoherent; > + > + its: msi-controller@3440000 { > + compatible =3D "arm,gic-v3-its"; > + reg =3D <0x3440000 0x20000>; > + msi-controller; > + #msi-cells =3D <1>; > + dma-noncoherent; > + }; > + }; > + > + usb_otg: usb@4100000 { > + compatible =3D "allwinner,sun55i-a523-musb", > + "allwinner,sun8i-a33-musb"; > + reg =3D <0x4100000 0x400>; > + interrupts =3D ; > + interrupt-names =3D "mc"; > + clocks =3D <&ccu CLK_BUS_OTG>; > + resets =3D <&ccu RST_BUS_OTG>; > + extcon =3D <&usbphy 0>; > + phys =3D <&usbphy 0>; > + phy-names =3D "usb"; > + status =3D "disabled"; > + }; > + > + usbphy: phy@4100400 { > + compatible =3D "allwinner,sun55i-a523-usb-phy", > + "allwinner,sun20i-d1-usb-phy"; > + reg =3D <0x4100400 0x100>, > + <0x4101800 0x100>, > + <0x4200800 0x100>; > + reg-names =3D "phy_ctrl", > + "pmu0", > + "pmu1"; > + clocks =3D <&osc24M>, > + <&osc24M>; > + clock-names =3D "usb0_phy", > + "usb1_phy"; > + resets =3D <&ccu RST_USB_PHY0>, > + <&ccu RST_USB_PHY1>; > + reset-names =3D "usb0_reset", > + "usb1_reset"; > + status =3D "disabled"; > + #phy-cells =3D <1>; > + }; > + > + ehci0: usb@4101000 { > + compatible =3D "allwinner,sun55i-a523-ehci", > + "generic-ehci"; > + reg =3D <0x4101000 0x100>; > + interrupts =3D ; > + clocks =3D <&ccu CLK_BUS_OHCI0>, > + <&ccu CLK_BUS_EHCI0>, > + <&ccu CLK_USB_OHCI0>; > + resets =3D <&ccu RST_BUS_OHCI0>, > + <&ccu RST_BUS_EHCI0>; > + phys =3D <&usbphy 0>; > + phy-names =3D "usb"; > + status =3D "disabled"; > + }; > + > + ohci0: usb@4101400 { > + compatible =3D "allwinner,sun55i-a523-ohci", > + "generic-ohci"; > + reg =3D <0x4101400 0x100>; > + interrupts =3D ; > + clocks =3D <&ccu CLK_BUS_OHCI0>, > + <&ccu CLK_USB_OHCI0>; > + resets =3D <&ccu RST_BUS_OHCI0>; > + phys =3D <&usbphy 0>; > + phy-names =3D "usb"; > + status =3D "disabled"; > + }; > + > + ehci1: usb@4200000 { > + compatible =3D "allwinner,sun55i-a523-ehci", > + "generic-ehci"; > + reg =3D <0x4200000 0x100>; > + interrupts =3D ; > + clocks =3D <&ccu CLK_BUS_OHCI1>, > + <&ccu CLK_BUS_EHCI1>, > + <&ccu CLK_USB_OHCI1>; > + resets =3D <&ccu RST_BUS_OHCI1>, > + <&ccu RST_BUS_EHCI1>; > + phys =3D <&usbphy 1>; > + phy-names =3D "usb"; > + status =3D "disabled"; > + }; > + > + ohci1: usb@4200400 { > + compatible =3D "allwinner,sun55i-a523-ohci", > + "generic-ohci"; > + reg =3D <0x4200400 0x100>; > + interrupts =3D ; > + clocks =3D <&ccu CLK_BUS_OHCI1>, > + <&ccu CLK_USB_OHCI1>; > + resets =3D <&ccu RST_BUS_OHCI1>; > + phys =3D <&usbphy 1>; > + phy-names =3D "usb"; > + status =3D "disabled"; > + }; > + > + r_ccu: clock-controller@7010000 { > + compatible =3D "allwinner,sun55i-a523-r-ccu"; > + reg =3D <0x7010000 0x250>; > + clocks =3D <&osc24M>, > + <&rtc CLK_OSC32K>, > + <&rtc CLK_IOSC>, > + <&ccu CLK_PLL_PERIPH0_200M>, > + <&ccu CLK_PLL_AUDIO0_4X>; > + clock-names =3D "hosc", > + "losc", > + "iosc", > + "pll-periph", > + "pll-audio"; > + #clock-cells =3D <1>; > + #reset-cells =3D <1>; > + }; > + > + nmi_intc: interrupt-controller@7010320 { > + compatible =3D "allwinner,sun55i-a523-nmi", > + "allwinner,sun9i-a80-nmi"; > + reg =3D <0x07010320 0xc>; > + interrupt-controller; > + #interrupt-cells =3D <2>; > + interrupts =3D ; > + }; > + > + r_pio: pinctrl@7022000 { > + compatible =3D "allwinner,sun55i-a523-r-pinctrl"; > + reg =3D <0x7022000 0x800>; > + interrupts =3D , > + ; > + clocks =3D <&r_ccu CLK_R_APB0>, > + <&osc24M>, > + <&rtc CLK_OSC32K>; > + clock-names =3D "apb", "hosc", "losc"; > + gpio-controller; > + #gpio-cells =3D <3>; > + interrupt-controller; > + #interrupt-cells =3D <3>; > + > + r_i2c_pins: r-i2c-pins { > + pins =3D "PL0" ,"PL1"; > + allwinner,pinmux =3D <2>; > + function =3D "r_i2c0"; > + }; > + }; > + > + r_i2c0: i2c@7081400 { > + compatible =3D "allwinner,sun55i-a523-i2c", > + "allwinner,sun8i-v536-i2c", > + "allwinner,sun6i-a31-i2c"; > + reg =3D <0x07081400 0x400>; > + interrupts =3D ; > + clocks =3D <&r_ccu CLK_BUS_R_I2C0>; > + resets =3D <&r_ccu RST_BUS_R_I2C0>; > + pinctrl-names =3D "default"; > + pinctrl-0 =3D <&r_i2c_pins>; > + status =3D "disabled"; > + > + #address-cells =3D <1>; > + #size-cells =3D <0>; > + }; > + > + rtc: rtc@7090000 { > + compatible =3D "allwinner,sun55i-a523-rtc", > + "allwinner,sun50i-r329-rtc"; > + reg =3D <0x7090000 0x400>; > + interrupts =3D ; > + clocks =3D <&r_ccu CLK_BUS_R_RTC>, > + <&osc24M>, > + <&r_ccu CLK_R_AHB>; > + clock-names =3D "bus", "hosc", "ahb"; > + #clock-cells =3D <1>; > + }; > + }; > +}; >=20