From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 9D177C46CD3 for ; Tue, 26 Dec 2023 03:32:06 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:Content-ID:In-Reply-To: References:Message-ID:Date:Subject:CC:To:From:Reply-To:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=q+vpIuKOURhQwNlEQvHsV4s4rQQjkhHgefOhd8A3SgQ=; b=dSd79PZjSDFkjJ /sei6qnhw3kfqkOWrr4nmFsoxfTAikIk8dDGLhgpBKb2TX5EGyoYfpowGpIjbsMl5i1tM3SiyRZEi Yd0xsfC73zBUjKokEkPCGaksCawXhdv5q6yh3F60KEiGidFmX4zfy1I26m00f6Av17D48zTfnbrtI wBK2gaa/WTv11o2wK/4R9eHQ062URLmNnbpIkFCa7CfuXtoQCaQqDPZ+cHaGCkHEBNUsDNl6Fcrss 8C3D0hKMUpeFtg7VXm87eX/jI1DzFUvB+hiOk8VNa7XQ0JUn6JnmMAxlrMjDuoWIch0hycKsKDLVE krFYOptIzijDbwAu394Q==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.96 #2 (Red Hat Linux)) id 1rHyAI-00BdA4-2C; Tue, 26 Dec 2023 03:31:34 +0000 Received: from mailgw01.mediatek.com ([216.200.240.184]) by bombadil.infradead.org with esmtps (Exim 4.96 #2 (Red Hat Linux)) id 1rHyAF-00Bd9U-0z; Tue, 26 Dec 2023 03:31:33 +0000 X-UUID: 37a77e06a39f11ee9b09ad09c76753c8-20231225 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=MIME-Version:Content-Transfer-Encoding:Content-ID:Content-Type:In-Reply-To:References:Message-ID:Date:Subject:CC:To:From; bh=K5vy4mzZWy8uM/UCpW3fr94qQJfl1DEsmSDLI8O8oqc=; b=mSw7EaF3dgGqWkMErwmB91px4Ge50+E+cRriYbZAI74LZ+4icB2Coz/jIffNdOFW6+Y2UrXi9tOY7RVAtpu22ICE8jPERL+fTEasnh3GPJ9KQ9F9JnNOBUMRt5N3JpZLiU4o4hgZcgNoJP5dMi0OdFCy2d3UXq2ayhqPyttOZD4=; X-CID-P-RULE: Release_Ham X-CID-O-INFO: VERSION:1.1.35,REQID:84dfcff2-0c00-45d0-bdda-b35f1be71886,IP:0,U RL:0,TC:0,Content:0,EDM:0,RT:0,SF:0,FILE:0,BULK:0,RULE:Release_Ham,ACTION: release,TS:0 X-CID-META: VersionHash:5d391d7,CLOUDID:e2047c2e-1ab8-4133-9780-81938111c800,B ulkID:nil,BulkQuantity:0,Recheck:0,SF:102,TC:nil,Content:0,EDM:-3,IP:nil,U RL:0,File:nil,Bulk:nil,QS:nil,BEC:nil,COL:0,OSI:0,OSA:0,AV:0,LES:1,SPR:NO, DKR:0,DKP:0,BRR:0,BRE:0 X-CID-BVR: 0 X-CID-BAS: 0,_,0,_ X-CID-FACTOR: TF_CID_SPAM_SNR X-UUID: 37a77e06a39f11ee9b09ad09c76753c8-20231225 Received: from mtkmbs11n1.mediatek.inc [(172.21.101.185)] by mailgw01.mediatek.com (envelope-from ) (musrelay.mediatek.com ESMTP with TLSv1.2 ECDHE-RSA-AES256-GCM-SHA384 256/256) with ESMTP id 936533196; Mon, 25 Dec 2023 20:31:12 -0700 Received: from mtkmbs10n2.mediatek.inc (172.21.101.183) by mtkmbs10n2.mediatek.inc (172.21.101.183) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1118.26; Tue, 26 Dec 2023 11:20:38 +0800 Received: from APC01-TYZ-obe.outbound.protection.outlook.com (172.21.101.237) by mtkmbs10n2.mediatek.inc (172.21.101.183) with Microsoft SMTP Server id 15.2.1118.26 via Frontend Transport; Tue, 26 Dec 2023 11:20:38 +0800 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=EKQoT2fAyVnp3L93ZL1IH4/W+Jn/Eb5GGR0S5jsMTFKN1h6tqrH4U0xaAbgQ/AaoX4OsrCZYRILlekw/Y9biBktKjbIVENpolJikee6JGWm8NxriWavum3Y0qt5iBrL7vpupg9r3CyzxjIOMy/wClrN+rvxHPEYUIa16I3qQe1tiz5vloIzW9UeEt4M1v/wA2j1LKJgC/IHLyt/uZZ8FvMBgqQ4WYh1n5t3YCFMDex2cvJ8zMlD0JUfSySvLmJKMwWQ2jr4rY7Q2sERRLnrwgQWQKWi78/mjTijwJVmNj1JR+Wn6N1HyYaU0fxXhXabbMxNjTjdGAwc/eA9VuzUuYA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=K5vy4mzZWy8uM/UCpW3fr94qQJfl1DEsmSDLI8O8oqc=; b=mo8mWZNQRdjmcDaDj1thFecKX+PHwjygizCIqMmxMZF13k5jT6T5WlH93KU9OkWFaIj2WwnP+ZJybdizOwhLykC227V3wE+yU57Y6I8Psnt8+B/6s2b7JhiCyCgOOug/a6yeiZ3l21ahMhz9s+7PQok59k8fJpO0YBHfKj/7Z3E7x/2EZ2UTn5Hq/coGw6V7vNG47xTj7kXCx6FdtjilhMViUP9dJI8rGj0KpXX9KXKASb9qz8Ky+PGwIpUu29H3h2TwFUzcavH81mhp2JmCdHDDQhFjswlB/YitkDAit9P3lkwBOyWR9gy8RAMGgE9GhBmgJqBAtrcVpbRuXfN2iQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=mediatek.com; dmarc=pass action=none header.from=mediatek.com; dkim=pass header.d=mediatek.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=mediateko365.onmicrosoft.com; s=selector2-mediateko365-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=K5vy4mzZWy8uM/UCpW3fr94qQJfl1DEsmSDLI8O8oqc=; b=MkrrA8t3PXIGMWixgI9wAl0hbUoFobSf81YVJ7BLFPKJbn+sWCAc21X/KhsGLbKsufbXIjBpRQ+y2czHLAeQzQE/nr3whAnY+ilt9zXwSi3y/ujG/ysP0wtPGbgrW50lU1bEtMn8KDlvS5LrfBLDSJDOwNKcCHomM78MWEepk50= Received: from TYZPR03MB6624.apcprd03.prod.outlook.com (2603:1096:400:1f4::13) by SEZPR03MB7297.apcprd03.prod.outlook.com (2603:1096:101:12e::13) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7113.27; Tue, 26 Dec 2023 03:20:36 +0000 Received: from TYZPR03MB6624.apcprd03.prod.outlook.com ([fe80::eb43:57cb:edfd:3762]) by TYZPR03MB6624.apcprd03.prod.outlook.com ([fe80::eb43:57cb:edfd:3762%7]) with mapi id 15.20.7113.027; Tue, 26 Dec 2023 03:20:35 +0000 From: =?utf-8?B?Q0sgSHUgKOiDoeS/iuWFiSk=?= To: "matthias.bgg@gmail.com" , =?utf-8?B?SmFzb24tSkggTGluICjmnpfnnb/npaUp?= , "chunkuang.hu@kernel.org" , "conor+dt@kernel.org" , "robh+dt@kernel.org" , "krzysztof.kozlowski+dt@linaro.org" , "angelogioacchino.delregno@collabora.com" CC: "linux-kernel@vger.kernel.org" , "linux-mediatek@lists.infradead.org" , =?utf-8?B?U2luZ28gQ2hhbmcgKOW8teiIiOWciyk=?= , =?utf-8?B?Sm9obnNvbiBXYW5nICjnjovogZbpkasp?= , "linaro-mm-sig@lists.linaro.org" , "linux-media@vger.kernel.org" , "devicetree@vger.kernel.org" , =?utf-8?B?SmFzb24tY2ggQ2hlbiAo6Zmz5bu66LGqKQ==?= , =?utf-8?B?U2hhd24gU3VuZyAo5a6L5a2d6KyZKQ==?= , =?utf-8?B?TmFuY3kgTGluICjmnpfmrKPonqIp?= , "jkardatzke@google.com" , "dri-devel@lists.freedesktop.org" , Project_Global_Chrome_Upstream_Group , "linux-arm-kernel@lists.infradead.org" Subject: Re: [PATCH v3 08/11] drm/mediatek: Add secure layer config support for ovl_adaptor Thread-Topic: [PATCH v3 08/11] drm/mediatek: Add secure layer config support for ovl_adaptor Thread-Index: AQHaNc43AVmHuSnLR0GmKONhb0q3ULC66V0A Date: Tue, 26 Dec 2023 03:20:35 +0000 Message-ID: <2d045768bb3f1da3e2ea77f9f94050b194627e5b.camel@mediatek.com> References: <20231223182932.27683-1-jason-jh.lin@mediatek.com> <20231223182932.27683-9-jason-jh.lin@mediatek.com> In-Reply-To: <20231223182932.27683-9-jason-jh.lin@mediatek.com> Accept-Language: en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=mediatek.com; x-ms-publictraffictype: Email x-ms-traffictypediagnostic: TYZPR03MB6624:EE_|SEZPR03MB7297:EE_ x-ms-office365-filtering-correlation-id: 50a37623-2c7c-4c95-3e14-08dc05c1a03d x-ms-exchange-senderadcheck: 1 x-ms-exchange-antispam-relay: 0 x-microsoft-antispam: BCL:0; x-microsoft-antispam-message-info: dhkbhAUjRubtzE+U8ttllcmCBJ3hdqNxq1cWdxMaBRGDoW8m6UjnTX7Bdg3OKq20ssyfBiNVSRX3884Scv1gpgjZagU1Fl2bDs7w+XKdc71N+FyxiWvBPbabYTk92TGwo76zjbyy3CQZ+794/9swgvnMy+wpUAvmP/ozYc4F4amYPgYz16tD0kS18b6Y8a5s9RfM5SsoCQxMeHXFiU62Yck4r7DHzYaXK+WOhkpw4CMPvxzPmizkzp4beaeq3W4nKk/Dwg72igeEZ67Ftul9zKgxvIeXr/fne1FI4lXeBqOGUXQRCaAPFk0pGOrf9sV57h2+DJ8aklEgpyubyKT5wlZpntEO7btVT2QjrzqDDqc9lDb/jvwSORvGzuXbHfaRuNhMCwrJMNbQ0v7OhqGQBWqjgQFGHciB0VbcgPCfjbz/KCzAUzr7y28/RmgNuzyLfB+u81Ck6vOEXpTc9wmcZva9Al8Dq0sa/FB8R2ytrBFQTF+BB+Byka8xUA4M6KapOA6G7oeYPQ0ZzmtPqRlO/VcFBeI1kXcZz3Z9qcHwspHxsN7bk+6eJiT+IC6PL8tqCqqy46IoLxl+9rgLgIz3UFV5F3EIbjWI1sMVBhXiVCR5Xp1W/+ozum1hgJsoQzJAqH1aOJfF5ZWNYKBhsHvPxZd+DNcFDx6SA7Ha4VB+F78= x-forefront-antispam-report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:TYZPR03MB6624.apcprd03.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230031)(366004)(136003)(346002)(39860400002)(376002)(396003)(230922051799003)(186009)(64100799003)(451199024)(1800799012)(2906002)(4001150100001)(66476007)(66446008)(66556008)(64756008)(76116006)(66946007)(5660300002)(7416002)(4326008)(8676002)(8936002)(316002)(54906003)(110136005)(41300700001)(38070700009)(85182001)(36756003)(478600001)(6486002)(71200400001)(2616005)(6506007)(26005)(6512007)(86362001)(122000001)(38100700002)(83380400001);DIR:OUT;SFP:1102; x-ms-exchange-antispam-messagedata-chunkcount: 1 x-ms-exchange-antispam-messagedata-0: =?utf-8?B?Rnp2WUZqTUxqTmRWOFk3U3JDaTh1WXF0SE9LR2tWU1gyRjhqNmJDVEJ0eWpn?= =?utf-8?B?VndFay9IM0VMWDJWdUpLQVo4VDhhSllRanhoMTRvUlNUcFA1Y3RJTkRaNkhB?= =?utf-8?B?cTdUUTZxVTF0NnFmT2NUVGlZYzMwb09hQ2picHJ3WjNtejR0YzVNYzh5dHNO?= =?utf-8?B?K0tHdnJ3Q0traG5Fcy9ZT294U2Jqc0JDQVp5OFowei9IK0E4QXB1Y21iRUdL?= =?utf-8?B?ZFI5UWlpa0hVUDJUZ0FuYTF3Q09SNm5tbG9DelJWYXlMeXVxcGNKaTJBdDNW?= =?utf-8?B?NXo5aSsrWE9rY1ZUQk9lZXBqQ1lsWTdWL0xTRnAxWThJVm9lVjhNbUNDWEVF?= =?utf-8?B?bFF4VXFkREI5NnF1YWowTWVhN1cxNENLRGkwL1dMWDJ3ZGN2M1Y5VWlscEcv?= =?utf-8?B?c3ZJR0RKRStGSHRaN1U5NEVEMEU1bzRWZGJuZXZydUlwOTdrYWdNVDFrdURp?= =?utf-8?B?K2FLd3NlRXBOYnVZcE45cGV4VXhab25WTWJ1TDFHbDNqUUJRZ3FQbHY4QUQw?= =?utf-8?B?K2hKeUNTdEJqekp3V1c4WU5zY3JycDBzUE5TaUdxN1FMVkRhL2VWbE4wNjhw?= =?utf-8?B?Y0FpQ3h5bnUxQnQvdXRDblFuQUF4MnczeTR0Q1BURXhKSU5Dc1RBWHNyUEFS?= =?utf-8?B?NjZJazNhUTJLOE5abmtjTm9keml6cGZTQW12QzdkVk9QV3ZlK0JqdDVPWkxh?= =?utf-8?B?SnBhMHEyQ0htNjB4WEhnNzQvcDB3OFJLZld5Qis2bnBwRTdUZitCRTNIZmVu?= =?utf-8?B?WFd2TUpXL0JaRzIxempMVVNXRjRHY2lVdmlHMkFVblpkb1gxL3pVOEtrZG15?= =?utf-8?B?azd0ZnZlV0xoV0NERm5Mb09XWEtrdWNVUTJJUG9RWm54dHV0a1VtbFhsYnla?= =?utf-8?B?NXpkcHEwWldpQmpad3B0LzV0MVZLbnVqMXBsd1RhREVZNkJhVXpxaUFlRnFj?= =?utf-8?B?bDEvZjl0SkhRUU0yZUMzMHZPZHpnRzFrU0lHa2t5c3ZCKzZITXh4cXdlZzFs?= =?utf-8?B?amMyamxxdTNNTHZUMGRvQmh5elJEbkNYVU93akg1bVBTQ2RuYjYwUFVVd3V5?= =?utf-8?B?ZFFKSHE5WHlMOXdGNE83TVNycWVRU1JJb3B3NHZNQStHaU02MjVRdkJWdkxP?= =?utf-8?B?RmdtaUxoMWR1YllBcFgxVnltVG1SSHhKZE9OZzdabmpwaVpwUmdFVEVkeVVB?= =?utf-8?B?bGl6U2RTMjcrME5XYThjNHY2NC9IUTVpa0xZTWVKM0ExWWlBeVphL2p0SlR2?= =?utf-8?B?M1hVajUxZCtEOXJET0ZCbWtuT205Mm1zb1NmREs0WnFCUWh5M3dZNkZnU29R?= =?utf-8?B?UTZ1YUVCTVhQTFo1U2Q5anFqaDg4S1ZBcU40dEZ4RlhtZ2MrM0pNL1lOTzBF?= =?utf-8?B?amtCNko3QTRWdm82dUIwQ1I5Vy81WFo4aFVwWE9ack5HMUNvQ1pFTGdCQVg4?= =?utf-8?B?Nkc1S1h0aDZrOGVnQXhXNDhFMmowbXhBeTZ2WEN5SWNyNU8xN0FSSVp5aUY4?= =?utf-8?B?UmFyMmZIcHJMSFE5NjUvS3RFdXdLQkZOVThSNzNTYW1qUFpicDdVZGh6bXFK?= =?utf-8?B?UkltdnF3RTA2dURITmxyamhKbWg3Q1dEMkg2S2Q4b0ovbEh4UUExMmdXcDRk?= =?utf-8?B?WWh1WFpkSC8wTGdhbkhYUXE5V2VmZTBvQ2JtS1RkVUFtc3hJMjBuMXFtenVS?= =?utf-8?B?a3NDbmVqQ2U3bkJsdXA1a2NPcTRFUkRiQ1B2RnNJSEh0VVdtT1hJUU5UOEZI?= =?utf-8?B?V0xNdlpyY1ZYd1dUbnZ6ZnU0OEFvMHNwaUdybDd4VXRDRFlLeU9HMUovK1cy?= =?utf-8?B?ZTZUZmJqS1JQMmgzY2lLUWVYQ3RtaGEvbklTT2hLallxbU9ZQnM3bWoxL0Vq?= =?utf-8?B?TXZGODExcEkxRUFmZ2JwSE9YQXZodGhINzFrNTZtd01pN0pqelpjMTVQbFVn?= =?utf-8?B?aVJsVTdPT1VQTFhqa2FOUHBHMXg1U0RMM3ZVY1RkR0F6REhOMElXVlgzVE54?= =?utf-8?B?SEVUa0hTTVJYZTZ3bXFiblRoWWRnakV2aXNXWkZjNWNiNVJVeXVzL3ZQcm9X?= =?utf-8?B?MkJCek1oenRDd0pXbWMyNkdvLzVMazJNSFhXczBtalBHVkZsZ1J4RGJwajdR?= =?utf-8?Q?K+i5Pywm4gPYbteP2ioAzh2wN?= Content-ID: <8FC69303AA720E45A0D80EA6E34001D2@apcprd03.prod.outlook.com> MIME-Version: 1.0 X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-AuthSource: TYZPR03MB6624.apcprd03.prod.outlook.com X-MS-Exchange-CrossTenant-Network-Message-Id: 50a37623-2c7c-4c95-3e14-08dc05c1a03d X-MS-Exchange-CrossTenant-originalarrivaltime: 26 Dec 2023 03:20:35.4692 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: a7687ede-7a6b-4ef6-bace-642f677fbe31 X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: D4wo7W4I6x7DXBbg0I46MDTl68+a1ImcgSUQ445PaHZqPNUq4ULrUvznSycAwWDZlTKBrzJAqaYez+XkXPW4Uw== X-MS-Exchange-Transport-CrossTenantHeadersStamped: SEZPR03MB7297 X-TM-AS-Product-Ver: SMEX-14.0.0.3152-9.1.1006-23728.005 X-TM-AS-Result: No-10--13.876200-8.000000 X-TMASE-MatchedRID: QW5G6BKkLToOwH4pD14DsPHkpkyUphL9MZm0+sEE9mv3bBqxmjinTcEn Nm201ATJGQdEeHBaW03ijpjet3oGSBgpb8HNtH0+FYJUGv4DL3zt/okBLaEo+Ha2ZEC0WTlXqgp T1Ht6sYSrHycOHk7y5srpjUJEQv++8qNdXuIPFlzhG1IOMb7PsFAI6wCVrE3vXgEU74aJgwrrfD j+Yor2t4qihQXPJb82lYV7k8KbNDmVhIWL9FEuN0hEDfw/93Bubd6rGhWOAwTANHjiWWI+7YE7H zR7bLpW4vM1YF6AJbY9l7H+TFQgdbew1twePJJB3QfwsVk0UbtuRXh7bFKB7ix9E/TC3AL3ybcG 3TIpTNBiQLLXLUrIcwwcR1iQx3w4vuvB6gAgryg= X-TM-AS-User-Approved-Sender: No X-TM-AS-User-Blocked-Sender: No X-TMASE-Result: 10--13.876200-8.000000 X-TMASE-Version: SMEX-14.0.0.3152-9.1.1006-23728.005 X-TM-SNTS-SMTP: 3FA5CF227FA688B9ED5C95E371D03EFA03A856FC4BB09CFFA7C918D01B46690C2000:8 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20231225_193131_685946_53BCAFED X-CRM114-Status: GOOD ( 15.28 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Hi, Jason: On Sun, 2023-12-24 at 02:29 +0800, Jason-JH.Lin wrote: > Add secure layer config support for ovl_adaptor and sub driver > mdp_rdma. > > Signed-off-by: Jason-JH.Lin > --- > drivers/gpu/drm/mediatek/mtk_disp_drv.h | 1 + > drivers/gpu/drm/mediatek/mtk_disp_ovl_adaptor.c | 15 +++++++++++++++ > drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.c | 1 + > drivers/gpu/drm/mediatek/mtk_mdp_rdma.c | 11 ++++++++--- > drivers/gpu/drm/mediatek/mtk_mdp_rdma.h | 2 ++ > 5 files changed, 27 insertions(+), 3 deletions(-) > > diff --git a/drivers/gpu/drm/mediatek/mtk_disp_drv.h > b/drivers/gpu/drm/mediatek/mtk_disp_drv.h > index 77054adcd9cf..ec9746767468 100644 > --- a/drivers/gpu/drm/mediatek/mtk_disp_drv.h > +++ b/drivers/gpu/drm/mediatek/mtk_disp_drv.h > @@ -117,6 +117,7 @@ void mtk_ovl_adaptor_clk_disable(struct device > *dev); > void mtk_ovl_adaptor_config(struct device *dev, unsigned int w, > unsigned int h, unsigned int vrefresh, > unsigned int bpc, struct cmdq_pkt > *cmdq_pkt); > +u64 mtk_ovl_adaptor_get_sec_port(struct mtk_ddp_comp *comp, unsigned > int idx); > void mtk_ovl_adaptor_layer_config(struct device *dev, unsigned int > idx, > struct mtk_plane_state *state, > struct cmdq_pkt *cmdq_pkt); > diff --git a/drivers/gpu/drm/mediatek/mtk_disp_ovl_adaptor.c > b/drivers/gpu/drm/mediatek/mtk_disp_ovl_adaptor.c > index 6bf6367853fb..f419c2e70ba3 100644 > --- a/drivers/gpu/drm/mediatek/mtk_disp_ovl_adaptor.c > +++ b/drivers/gpu/drm/mediatek/mtk_disp_ovl_adaptor.c > @@ -83,6 +83,18 @@ static const struct ovl_adaptor_comp_match > comp_matches[OVL_ADAPTOR_ID_MAX] = { > [OVL_ADAPTOR_ETHDR0] = { OVL_ADAPTOR_TYPE_ETHDR, 0 }, > }; > > +static const u64 ovl_adaptor_sec_port[] = { > + BIT_ULL(CMDQ_SEC_VDO1_DISP_RDMA_L0), > + BIT_ULL(CMDQ_SEC_VDO1_DISP_RDMA_L1), > + BIT_ULL(CMDQ_SEC_VDO1_DISP_RDMA_L2), > + BIT_ULL(CMDQ_SEC_VDO1_DISP_RDMA_L3), > +}; > + > +u64 mtk_ovl_adaptor_get_sec_port(struct mtk_ddp_comp *comp, unsigned > int idx) > +{ > + return ovl_adaptor_sec_port[idx]; > +} > + > void mtk_ovl_adaptor_layer_config(struct device *dev, unsigned int > idx, > struct mtk_plane_state *state, > struct cmdq_pkt *cmdq_pkt) > @@ -141,6 +153,9 @@ void mtk_ovl_adaptor_layer_config(struct device > *dev, unsigned int idx, > rdma_config.pitch = pending->pitch; > rdma_config.fmt = pending->format; > rdma_config.color_encoding = pending->color_encoding; > + rdma_config.source_size = (pending->height - 1) * pending- > >pitch + > + pending->width * fmt_info->cpp[0]; > + rdma_config.is_secure = state->pending.is_secure; > mtk_mdp_rdma_config(rdma_l, &rdma_config, cmdq_pkt); > > if (use_dual_pipe) { > diff --git a/drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.c > b/drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.c > index 6aed7647dfc0..9b7fe34df9a6 100644 > --- a/drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.c > +++ b/drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.c > @@ -445,6 +445,7 @@ static const struct mtk_ddp_comp_funcs > ddp_ovl_adaptor = { > .remove = mtk_ovl_adaptor_remove_comp, > .get_formats = mtk_ovl_adaptor_get_formats, > .get_num_formats = mtk_ovl_adaptor_get_num_formats, > + .get_sec_port = mtk_ovl_adaptor_get_sec_port, > }; > > static const char * const mtk_ddp_comp_stem[MTK_DDP_COMP_TYPE_MAX] = > { > diff --git a/drivers/gpu/drm/mediatek/mtk_mdp_rdma.c > b/drivers/gpu/drm/mediatek/mtk_mdp_rdma.c > index c3adaeefd551..a164ba82d022 100644 > --- a/drivers/gpu/drm/mediatek/mtk_mdp_rdma.c > +++ b/drivers/gpu/drm/mediatek/mtk_mdp_rdma.c > @@ -94,6 +94,7 @@ struct mtk_mdp_rdma { > void __iomem *regs; > struct clk *clk; > struct cmdq_client_reg cmdq_reg; > + resource_size_t regs_pa; > }; > > static unsigned int rdma_fmt_convert(unsigned int fmt) > @@ -198,9 +199,12 @@ void mtk_mdp_rdma_config(struct device *dev, > struct mtk_mdp_rdma_cfg *cfg, > else > mtk_ddp_write_mask(cmdq_pkt, 0, &priv->cmdq_reg, priv- > >regs, > MDP_RDMA_SRC_CON, FLD_OUTPUT_ARGB); > - > - mtk_ddp_write_mask(cmdq_pkt, cfg->addr0, &priv->cmdq_reg, priv- > >regs, > - MDP_RDMA_SRC_BASE_0, FLD_SRC_BASE_0); > + if (cfg->is_secure) > + mtk_ddp_sec_write(cmdq_pkt, priv->regs_pa + > MDP_RDMA_SRC_BASE_0, > + cfg->addr0, CMDQ_IWC_H_2_MVA, 0, cfg- > >source_size, 0); In OVL, there is one bit that control OVL hardware could access secure buffer or not. Why mdp rdma has no this bit? Regards, CK > + else > + mtk_ddp_write_mask(cmdq_pkt, cfg->addr0, &priv- > >cmdq_reg, priv->regs, > + MDP_RDMA_SRC_BASE_0, > FLD_SRC_BASE_0); > > mtk_ddp_write_mask(cmdq_pkt, src_pitch_y, &priv->cmdq_reg, > priv->regs, > MDP_RDMA_MF_BKGD_SIZE_IN_BYTE, > FLD_MF_BKGD_WB); > @@ -285,6 +289,7 @@ static int mtk_mdp_rdma_probe(struct > platform_device *pdev) > return -ENOMEM; > > res = platform_get_resource(pdev, IORESOURCE_MEM, 0); > + priv->regs_pa = res->start; > priv->regs = devm_ioremap_resource(dev, res); > if (IS_ERR(priv->regs)) { > dev_err(dev, "failed to ioremap rdma\n"); > diff --git a/drivers/gpu/drm/mediatek/mtk_mdp_rdma.h > b/drivers/gpu/drm/mediatek/mtk_mdp_rdma.h > index 9943ee3aac31..cd4840411411 100644 > --- a/drivers/gpu/drm/mediatek/mtk_mdp_rdma.h > +++ b/drivers/gpu/drm/mediatek/mtk_mdp_rdma.h > @@ -15,6 +15,8 @@ struct mtk_mdp_rdma_cfg { > unsigned int y_top; > int fmt; > int color_encoding; > + unsigned int source_size; > + unsigned int is_secure; > }; > > #endif // __MTK_MDP_RDMA_H__ _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel