From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 83386C433F5 for ; Tue, 8 Feb 2022 17:07:36 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:In-Reply-To:From:References:Cc:To: Subject:MIME-Version:Date:Message-ID:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=KnC3rxvUE5CI5p/Tzx7KSZmXLfIwPvlL6RhKbouFQj8=; b=bSBC4fcKlk9nxf QYDAFgCSe15J1LRbcBVYnKYnQVaS4HwCjZ5IEmpWahcTP6NQXnq6aP8CuXlyNiuPqOiGozNzHF1As 9bUPpMKpQ0eLau/5OobmBCU0XrYZiMKGbQ9lx4CpoR3TFeRG7qHNcORyDm1xh0kEQ4eJq8SvvnnpI NKB/ZPzopzjyXutqoQi/uguor5v5qWMZTcWZbHz27EGeWZXqoU8WeJw+BU6MxcpkC3vPc9FrdGaRw dJjU0KZ3tgYcFzoXal4JD+E8tG/3DETW3h3sBggho1IX0QXDHxXFb7V4QK7a2MyvpZW7swgUYRzKE b3gOaKCXkicoEPbEsBUw==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1nHTwH-00F0IB-8p; Tue, 08 Feb 2022 17:06:01 +0000 Received: from smtp-relay-internal-0.canonical.com ([185.125.188.122]) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1nHTwC-00F0Gv-00 for linux-arm-kernel@lists.infradead.org; Tue, 08 Feb 2022 17:05:58 +0000 Received: from mail-ej1-f71.google.com (mail-ej1-f71.google.com [209.85.218.71]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by smtp-relay-internal-0.canonical.com (Postfix) with ESMTPS id 00BA43F1E9 for ; Tue, 8 Feb 2022 17:05:53 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=canonical.com; s=20210705; t=1644339954; bh=GVwuLaFwT1ptuWPum5aqWFrUhPhVh7ci6UD8FlgdXuk=; h=Message-ID:Date:MIME-Version:Subject:To:Cc:References:From: In-Reply-To:Content-Type; b=WuxLF1nW2lOnRIvgmYiScjjGl4Ii9GC5b+x1kqpiVfi6DIV6UTHP9icHffIDY8IGp S65eFz8bQjt5spMqNQZnmW/xxwczTAnheUwW46UYXKUhSNJpvuzYUprjg6Z0yRNT6f iFR6K6tb9ED7w0wYpZyBCq6ne1Ex2HcK3Nz5RbuTUJP76o8v/WJEAnNQHmYq7urkQq N2qtUKKsmRlLPsv5bHo++hoYHorAd7PZ3EJsR/iX0D5dL0cF9nueapJ6ErND25KGBw GjuYb6n9iUikLdvntZgiEwHfCdY8mlPdylLYFyN+seFrssEtU0YW+DNpbHZOvhk82c nJ8lTb6Q0rhHA== Received: by mail-ej1-f71.google.com with SMTP id kw5-20020a170907770500b006ba314a753eso6009255ejc.21 for ; Tue, 08 Feb 2022 09:05:53 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:message-id:date:mime-version:user-agent:subject :content-language:to:cc:references:from:in-reply-to :content-transfer-encoding; bh=GVwuLaFwT1ptuWPum5aqWFrUhPhVh7ci6UD8FlgdXuk=; b=H5xnGLIfFnrM6b6AL8gs7yJ5um7JzoSWS09tCNpesnBEUWwtb2Bnd9IGVr6e5LBlVd iHxa3tg7+OzeiROWKh2Fav+vz036MP1uvEvXDxptjaDXCtajpFsscvgRkC0uKnXMVNDz L3rkI9y4ravDTXnUf7/E7FbhJ+ikO8jI84PIzXHZRZtpXYTpRQuvhdDfz0A9su6D0ztu TEHlr2420t2HzT0zvbQuhXebxiwhDRGmg5MNBl9yUv9iaz5NXNHoT08ERST15UEBY87Z vb3ADbPJkUxJZR45Lu2W6gSmeamMglW3gx0z7mgC4zeO/K4bUrrIvH1EVpZ/BEs3Znwl DlAA== X-Gm-Message-State: AOAM533FQ40dDH6cFXenZPxXhQbzrtKI/OvHBJz6S6q7wT+KeKHSj/VK hfOOsw/w8F66q2G88YIcsHv0laLyMfw3TXF3F/JKiYHdDycgp/8q31zBXX1s5Xz2YcJHkYZCkJo sn17IDXq56tV4EG6J99j9UOcFKL4XW3vJ68rYWSW1bS6u2PRPREw8 X-Received: by 2002:a05:6402:5cf:: with SMTP id n15mr1481715edx.245.1644339953271; Tue, 08 Feb 2022 09:05:53 -0800 (PST) X-Google-Smtp-Source: ABdhPJzx4DQmL0xf2Z7BOlyNewtYCRcfWCTsXGsac6rQ1Xow4hTNfl1p/n4zkfxO5eycxsvmtQJyew== X-Received: by 2002:a05:6402:5cf:: with SMTP id n15mr1481693edx.245.1644339953043; Tue, 08 Feb 2022 09:05:53 -0800 (PST) Received: from [192.168.0.94] (xdsl-188-155-168-84.adslplus.ch. [188.155.168.84]) by smtp.gmail.com with ESMTPSA id i22sm3066468ejx.128.2022.02.08.09.05.50 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Tue, 08 Feb 2022 09:05:51 -0800 (PST) Message-ID: <3221dd42-7a14-7ac6-0b61-634a77a45753@canonical.com> Date: Tue, 8 Feb 2022 18:05:49 +0100 MIME-Version: 1.0 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:91.0) Gecko/20100101 Thunderbird/91.5.0 Subject: Re: [PATCH 4/5] arm64: dts: ti: Introduce base support for AM62x SoC Content-Language: en-US To: Vignesh Raghavendra , Nishanth Menon , Tero Kristo , Rob Herring , Santosh Shilimkar Cc: linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org References: <20220208131827.1430086-1-vigneshr@ti.com> <20220208131827.1430086-5-vigneshr@ti.com> From: Krzysztof Kozlowski In-Reply-To: <20220208131827.1430086-5-vigneshr@ti.com> X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20220208_090556_221871_3E73009B X-CRM114-Status: GOOD ( 26.38 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org On 08/02/2022 14:18, Vignesh Raghavendra wrote: > The AM62 SoC family is the follow on AM335x built on K3 Multicore SoC > architecture platform, providing ultra-low-power modes, dual display, > multi-sensor edge compute, security and other BOM-saving integration. > The AM62 SoC targets broad market to enable applications such as > Industrial HMI, PLC/CNC/Robot control, Medical Equipment, Building > Automation, Appliances and more. > > Some highlights of this SoC are: > > * Quad-Cortex-A53s (running up to 1.4GHz) in a single cluster. > Pin-to-pin compatible options for single and quad core are available. > * Cortex-M4F for general-purpose or safety usage. > * Dual display support, providing 24-bit RBG parallel interface and > OLDI/LVDS-4 Lane x2, up to 200MHz pixel clock support for 2K display > resolution. > * Selectable GPUsupport, up to 8GFLOPS, providing better user experience > in 3D graphic display case and Android. > * PRU(Programmable Realtime Unit) support for customized programmable > interfaces/IOs. > * Integrated Giga-bit Ethernet switch supporting up to a total of two > external ports (TSN capable). > * 9xUARTs, 5xSPI, 6xI2C, 2xUSB2, 3xCAN-FD, 3x eMMC and SD, GPMC for > NAND/FPGA connection, OSPI memory controller, 3xMcASP for audio, > 1x CSI-RX-4L for Camera, eCAP/eQEP, ePWM, among other peripherals. > * Dedicated Centralized System Controller for Security, Power, and > Resource Management. > * Multiple low power modes support, ex: Deep sleep,Standby, MCU-only, > enabling battery powered system design. > > This add bare minimum DT describing ARM compute clusters, Main, MCU and > Wakeup domain and interconnects, UARTs and I2Cs to enable booting using > ramdisk. > > More details can be found in the Technical Reference Manual: > https://www.ti.com/lit/pdf/spruiv7 > > Co-developed-by: Suman Anna > Signed-off-by: Suman Anna > Co-developed-by: Nishanth Menon > Signed-off-by: Nishanth Menon > Signed-off-by: Vignesh Raghavendra > --- > arch/arm64/boot/dts/ti/k3-am62-main.dtsi | 263 +++++++++++++++++++++ > arch/arm64/boot/dts/ti/k3-am62-mcu.dtsi | 36 +++ > arch/arm64/boot/dts/ti/k3-am62-wakeup.dtsi | 41 ++++ > arch/arm64/boot/dts/ti/k3-am62.dtsi | 104 ++++++++ > arch/arm64/boot/dts/ti/k3-am625.dtsi | 103 ++++++++ > 5 files changed, 547 insertions(+) > create mode 100644 arch/arm64/boot/dts/ti/k3-am62-main.dtsi > create mode 100644 arch/arm64/boot/dts/ti/k3-am62-mcu.dtsi > create mode 100644 arch/arm64/boot/dts/ti/k3-am62-wakeup.dtsi > create mode 100644 arch/arm64/boot/dts/ti/k3-am62.dtsi > create mode 100644 arch/arm64/boot/dts/ti/k3-am625.dtsi > (...) > diff --git a/arch/arm64/boot/dts/ti/k3-am62.dtsi b/arch/arm64/boot/dts/ti/k3-am62.dtsi > new file mode 100644 > index 000000000000..f1a46be27c37 > --- /dev/null > +++ b/arch/arm64/boot/dts/ti/k3-am62.dtsi > @@ -0,0 +1,104 @@ > +// SPDX-License-Identifier: GPL-2.0 > +/* > + * Device Tree Source for AM62 SoC Family > + * > + * Copyright (C) 2020-2022 Texas Instruments Incorporated - https://www.ti.com/ > + */ > + > +#include > +#include > +#include > +#include > +#include > + > +/ { > + model = "Texas Instruments K3 AM625 SoC"; > + compatible = "ti,am625"; This is am625, but the file is am62. Why having the split? > + interrupt-parent = <&gic500>; > + #address-cells = <2>; > + #size-cells = <2>; > + > + chosen { }; > + > + firmware { > + optee { > + compatible = "linaro,optee-tz"; > + method = "smc"; > + }; > + > + psci: psci { > + compatible = "arm,psci-1.0"; > + method = "smc"; > + }; > + }; > + > + a53_timer0: timer-cl0-cpu0 { > + compatible = "arm,armv8-timer"; > + interrupts = , /* cntpsirq */ > + , /* cntpnsirq */ > + , /* cntvirq */ > + ; /* cnthpirq */ > + }; > + > + pmu: pmu { > + compatible = "arm,cortex-a53-pmu"; > + interrupts = ; > + }; > + > + cbass_main: bus@f0000 { > + compatible = "simple-bus"; > + #address-cells = <2>; > + #size-cells = <2>; > + > + ranges = <0x00 0x000f0000 0x00 0x000f0000 0x00 0x00030000>, /* Main MMRs */ > + <0x00 0x30040000 0x00 0x30040000 0x00 0x00080000>, /* PRUSS-M */ > + <0x00 0x00600000 0x00 0x00600000 0x00 0x00001100>, /* GPIO */ > + <0x00 0x00703000 0x00 0x00703000 0x00 0x00000200>, /* USB0 debug trace */ > + <0x00 0x0070C000 0x00 0x0070C000 0x00 0x00000200>, /* USB1 debug trace */ > + <0x00 0x00a40000 0x00 0x00a40000 0x00 0x00000800>, /* Timesync router */ > + <0x00 0x0fd00000 0x00 0x0fd00000 0x00 0x00020000>, /* GPU */ > + <0x00 0x01000000 0x00 0x01000000 0x00 0x01b28400>, /* First peripheral window */ > + <0x00 0x60000000 0x00 0x60000000 0x00 0x08000000>, /* FSS0 DAT1 */ > + <0x00 0x70000000 0x00 0x70000000 0x00 0x00010000>, /* OCSRAM */ > + <0x00 0x08000000 0x00 0x08000000 0x00 0x00200000>, /* Main CPSW */ > + <0x00 0x0e000000 0x00 0x0e000000 0x00 0x01d20000>, /* Second peripheral window */ > + <0x00 0x20000000 0x00 0x20000000 0x00 0x0a008000>, /* Third peripheral window */ > + <0x00 0x30200000 0x00 0x30200000 0x00 0x00010000>, /* DSS */ > + <0x00 0x43600000 0x00 0x43600000 0x00 0x00010000>, /* sa3 sproxy data */ > + <0x00 0x44043000 0x00 0x44043000 0x00 0x00000fe0>, /* TI SCI DEBUG */ > + <0x00 0x44860000 0x00 0x44860000 0x00 0x00040000>, /* sa3 sproxy config */ > + <0x00 0x48000000 0x00 0x48000000 0x00 0x06400000>, /* DMSS */ > + <0x00 0x60000000 0x00 0x60000000 0x00 0x08000000>, /* FSS0 DAT1 */ > + <0x05 0x00000000 0x05 0x00000000 0x01 0x00000000>, /* FSS0 DAT3 */ > + <0x00 0x31000000 0x00 0x31000000 0x00 0x00050000>, /* USB0 DWC3 Core window */ > + <0x00 0x31100000 0x00 0x31100000 0x00 0x00050000>, /* USB1 DWC3 Core window */ > + <0x00 0x30101000 0x00 0x30101000 0x00 0x00010100>, /* CSI window */ > + > + /* MCU Domain Range */ > + <0x00 0x04000000 0x00 0x04000000 0x00 0x01ff1400>, > + > + /* Wakeup Domain Range */ > + <0x00 0x2b000000 0x00 0x2b000000 0x00 0x00300400>, > + <0x00 0x43000000 0x00 0x43000000 0x00 0x00020000>; > + > + cbass_mcu: bus@4000000 { > + compatible = "simple-bus"; > + #address-cells = <2>; > + #size-cells = <2>; > + ranges = <0x00 0x04000000 0x00 0x04000000 0x00 0x01ff1400>; /* Peripheral window */ > + }; > + > + cbass_wakeup: bus@2b000000 { > + compatible = "simple-bus"; > + #address-cells = <2>; > + #size-cells = <2>; > + ranges = <0x00 0x2b000000 0x00 0x2b000000 0x00 0x00300400>, /* Peripheral Window */ > + <0x00 0x43000000 0x00 0x43000000 0x00 0x00020000>; > + }; > + }; > +}; > + > +/* Now include the peripherals for each bus segments */ > +#include "k3-am62-main.dtsi" > +#include "k3-am62-mcu.dtsi" > +#include "k3-am62-wakeup.dtsi" > diff --git a/arch/arm64/boot/dts/ti/k3-am625.dtsi b/arch/arm64/boot/dts/ti/k3-am625.dtsi > new file mode 100644 > index 000000000000..887f31c23fef > --- /dev/null > +++ b/arch/arm64/boot/dts/ti/k3-am625.dtsi > @@ -0,0 +1,103 @@ > +// SPDX-License-Identifier: GPL-2.0 > +/* > + * Device Tree Source for AM625 SoC family in Quad core configuration > + * > + * TRM: https://www.ti.com/lit/pdf/spruiv7 > + * > + * Copyright (C) 2020-2022 Texas Instruments Incorporated - https://www.ti.com/ > + */ > + > +/dts-v1/; > + > +#include "k3-am62.dtsi" > + > +/ { > + cpus { > + #address-cells = <1>; > + #size-cells = <0>; > + This file is not included anywhere, so does it mean that your SoC comes without the cores and each board designer plugs the cores separately? Best regards, Krzysztof _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel