From: Sascha Bischoff <Sascha.Bischoff@arm.com>
To: "linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>,
"lpieralisi@kernel.org" <lpieralisi@kernel.org>
Cc: "linux-arm-kernel@lists.infradead.org"
<linux-arm-kernel@lists.infradead.org>,
"tglx@linutronix.de" <tglx@linutronix.de>,
"maz@kernel.org" <maz@kernel.org>,
"devicetree@vger.kernel.org" <devicetree@vger.kernel.org>,
nd <nd@arm.com>, "robh@kernel.org" <robh@kernel.org>
Subject: Re: [PATCH] irqchip/gic-v5: Add PCI bus msi-parent property handling
Date: Mon, 22 Sep 2025 16:32:29 +0000 [thread overview]
Message-ID: <36b73847e6a9c451242e071dea3089613789f696.camel@arm.com> (raw)
In-Reply-To: <20250922142610.80200-1-lpieralisi@kernel.org>
On Mon, 2025-09-22 at 16:26 +0200, Lorenzo Pieralisi wrote:
> In some legacy platforms the MSI controller for a PCI host bridge is
> identified by an msi-parent property whose phandle points at an MSI
> controller node with no #msi-cells property, that implicitly
> means #msi-cells == 0.
>
> For such platforms, mapping a device ID and retrieving the MSI
> controller
> node becomes simply a matter of checking whether in the device
> hierarchy
> there is an msi-parent property pointing at an MSI controller node
> with
> such characteristics.
>
> Add a helper function to its_v5_pci_msi_prepare() to check the msi-
> parent
> property in addition to msi-map and retrieve the MSI controller node
> (with
> a 1:1 ID deviceID-IN<->deviceID-OUT mapping) to provide support for
> deviceID mapping and MSI controller node retrieval for such
> platforms.
>
> Fixes: 57d72196dfc8 ("irqchip/gic-v5: Add GICv5 ITS support")
> Signed-off-by: Lorenzo Pieralisi <lpieralisi@kernel.org>
> Cc: Sascha Bischoff <sascha.bischoff@arm.com>
> Cc: Thomas Gleixner <tglx@linutronix.de>
> Cc: Rob Herring <robh@kernel.org>
> Cc: Marc Zyngier <maz@kernel.org>
> ---
> Follow-up to [1] in that it is a fix and too risky to fix generic OF
> code at
> this stage of development since it might affect other platforms.
>
> Apply a fix to GIC ITS v5 MSI parent code - follow-up will clean up
> the msi-parent parsing in the kernel tree.
>
> [1]
> https://lore.kernel.org/lkml/20250916091858.257868-1-lpieralisi@kernel.org/
>
> drivers/irqchip/irq-gic-its-msi-parent.c | 34
> ++++++++++++++++++++++--
> 1 file changed, 32 insertions(+), 2 deletions(-)
>
> diff --git a/drivers/irqchip/irq-gic-its-msi-parent.c
> b/drivers/irqchip/irq-gic-its-msi-parent.c
> index eb1473f1448a..198fb4e9a22d 100644
> --- a/drivers/irqchip/irq-gic-its-msi-parent.c
> +++ b/drivers/irqchip/irq-gic-its-msi-parent.c
> @@ -101,6 +101,33 @@ static int its_pci_msi_prepare(struct irq_domain
> *domain, struct device *dev,
> return msi_info->ops->msi_prepare(domain->parent, dev, nvec,
> info);
> }
>
> +static int its_v5_get_msi_parent(struct device *dev, struct
> device_node **msi_np)
> +{
> + struct of_phandle_args out_msi;
> + struct device *parent_dev;
> + int ret;
> +
> + /*
> + * Walk up the device parent links looking for one with a
> + * "msi-parent" property.
> + */
> + for (parent_dev = dev; parent_dev; parent_dev = parent_dev-
> >parent) {
> + ret =
> of_parse_phandle_with_optional_args(parent_dev->of_node, "msi-
> parent",
> + "#msi-
> cells",
> + 0,
> &out_msi);
> + if (!ret) {
> + if (!out_msi.args_count) {
> + /* Return with a node reference held
> */
> + *msi_np = out_msi.np;
> + return 0;
> + }
> + of_node_put(out_msi.np);
> + }
> + }
> +
> + return -ENODEV;
> +}
> +
> static int its_v5_pci_msi_prepare(struct irq_domain *domain, struct
> device *dev,
> int nvec, msi_alloc_info_t *info)
> {
> @@ -117,8 +144,11 @@ static int its_v5_pci_msi_prepare(struct
> irq_domain *domain, struct device *dev,
> pdev = to_pci_dev(dev);
>
> rid = pci_msi_map_rid_ctlr_node(pdev, &msi_node);
> - if (!msi_node)
> - return -ENODEV;
> + if (!msi_node) {
> + ret = its_v5_get_msi_parent(&pdev->dev, &msi_node);
> + if (ret)
> + return ret;
> + }
>
> ret = its_translate_frame_address(msi_node, &pa);
> if (ret)
Tested-by: Sascha Bischoff <sascha.bischoff@arm.com>
Thanks,
Sascha
next prev parent reply other threads:[~2025-09-22 16:33 UTC|newest]
Thread overview: 3+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-09-22 14:26 [PATCH] irqchip/gic-v5: Add PCI bus msi-parent property handling Lorenzo Pieralisi
2025-09-22 16:32 ` Sascha Bischoff [this message]
2025-10-13 10:18 ` Lorenzo Pieralisi
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=36b73847e6a9c451242e071dea3089613789f696.camel@arm.com \
--to=sascha.bischoff@arm.com \
--cc=devicetree@vger.kernel.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=lpieralisi@kernel.org \
--cc=maz@kernel.org \
--cc=nd@arm.com \
--cc=robh@kernel.org \
--cc=tglx@linutronix.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox