From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-11.3 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH, MAILING_LIST_MULTI,NICE_REPLY_A,SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS, URIBL_BLOCKED,USER_AGENT_SANE_1 autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 588E6C433E7 for ; Wed, 14 Oct 2020 18:08:14 +0000 (UTC) Received: from merlin.infradead.org (merlin.infradead.org [205.233.59.134]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id B107221D81 for ; Wed, 14 Oct 2020 18:08:13 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="mEm7QROc" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org B107221D81 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=arm.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=merlin.20170209; h=Sender:Content-Type: Content-Transfer-Encoding:Cc:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:In-Reply-To:MIME-Version:Date:Message-ID:From: References:To:Subject:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=hdPXjogp+gHoWXbCsB5pQj57QMNekJr2Z2PBNTGjxpQ=; b=mEm7QROcoIT8Uig4nruqH4ubv LAN+8JJtZzSwfhvby6ZIv8JsMuh6wVaoTwXcwjkweTEaHx2dB4DpZZDcbtSTqFZFfq9JNqcnooudH OqS/IuMW6DcqkcZt50T+NpIFUyQq263v864YumlCpMfGacaa4z4k17GsJXRCUaNLYPZ7Ic1GK6Da2 XP3jY5BTTWcQkQrF4ipPL8rr21hmcQupUrfPrILaSFH8IhORklVvgACdVBb6C+HSvRrNloNW4vfA2 u8fA956BCSpZ0iqxYvqK2IqMWFOr0Edca4OFEMXYJJg9zguZThFr7tJ8kyO4KNFQgLC3K6LORaEKV M2cJ/5h0A==; Received: from localhost ([::1] helo=merlin.infradead.org) by merlin.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1kSlAr-00039R-Ti; Wed, 14 Oct 2020 18:06:53 +0000 Received: from foss.arm.com ([217.140.110.172]) by merlin.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1kSlAp-00038r-Md for linux-arm-kernel@lists.infradead.org; Wed, 14 Oct 2020 18:06:52 +0000 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id B8E8FD6E; Wed, 14 Oct 2020 11:06:49 -0700 (PDT) Received: from [10.57.48.76] (unknown [10.57.48.76]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id 8CBCB3F719; Wed, 14 Oct 2020 11:06:46 -0700 (PDT) Subject: Re: [PATCH RFC v4 06/13] perf vendor events arm64: Add hip09 SMMUv3 PMCG events To: John Garry , acme@kernel.org, will@kernel.org, mark.rutland@arm.com, jolsa@redhat.com, irogers@google.com, leo.yan@linaro.org, peterz@infradead.org, mingo@redhat.com, alexander.shishkin@linux.intel.com, namhyung@kernel.org, mathieu.poirier@linaro.org References: <1602152121-240367-1-git-send-email-john.garry@huawei.com> <1602152121-240367-7-git-send-email-john.garry@huawei.com> From: Robin Murphy Message-ID: <3929fa83-36e0-b739-ac18-331d96cd25a1@arm.com> Date: Wed, 14 Oct 2020 19:06:43 +0100 User-Agent: Mozilla/5.0 (Windows NT 10.0; rv:78.0) Gecko/20100101 Thunderbird/78.3.2 MIME-Version: 1.0 In-Reply-To: <1602152121-240367-7-git-send-email-john.garry@huawei.com> Content-Language: en-GB X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20201014_140652_000841_4BA4B60D X-CRM114-Status: GOOD ( 18.23 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: qiangqing.zhang@nxp.com, linuxarm@huawei.com, linux-kernel@vger.kernel.org, zhangshaokun@hisilicon.com, james.clark@arm.com, linux-arm-kernel@lists.infradead.org, linux-imx@nxp.com Content-Transfer-Encoding: 7bit Content-Type: text/plain; charset="us-ascii"; Format="flowed" Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org On 2020-10-08 11:15, John Garry wrote: > Add the SMMUv3 PMCG (Performance Monitor Event Group) events for hip09 > platform. > > This contains a mix of architected and IMP def events > > Signed-off-by: John Garry > --- > .../hisilicon/hip09/sys/smmu-v3-pmcg.json | 42 +++++++++++++++++++ > 1 file changed, 42 insertions(+) > create mode 100644 tools/perf/pmu-events/arch/arm64/hisilicon/hip09/sys/smmu-v3-pmcg.json > > diff --git a/tools/perf/pmu-events/arch/arm64/hisilicon/hip09/sys/smmu-v3-pmcg.json b/tools/perf/pmu-events/arch/arm64/hisilicon/hip09/sys/smmu-v3-pmcg.json > new file mode 100644 > index 000000000000..8abafbb2dcb4 > --- /dev/null > +++ b/tools/perf/pmu-events/arch/arm64/hisilicon/hip09/sys/smmu-v3-pmcg.json > @@ -0,0 +1,42 @@ > +[ > + { > + "ArchStdEvent": "smmuv3_pmcg.CYCLES" > + "Compat": "0x00030736" > + }, > + { > + "ArchStdEvent": "smmuv3_pmcg.TRANSACTION" > + "Compat": "0x00030736" > + }, > + { > + "ArchStdEvent": "smmuv3_pmcg.TLB_MISS" > + "Compat": "0x00030736" > + }, > + { > + "ArchStdEvent": "smmuv3_pmcg.CONFIG_CACHE_MISS" > + "Compat": "0x00030736" > + }, > + { > + "ArchStdEvent": "smmuv3_pmcg.TRANS_TABLE_WALK_ACCESS" > + "Compat": "0x00030736" > + }, > + { > + "ArchStdEvent": "smmuv3_pmcg.CONFIG_STRUCT_ACCESS" > + "Compat": "0x00030736" > + }, > + { > + "ArchStdEvent": "smmuv3_pmcg.PCIE_ATS_TRANS_RQ" > + "Compat": "0x00030736" > + }, > + { > + "ArchStdEvent": "smmuv3_pmcg.PCIE_ATS_TRANS_PASSED" > + "Compat": "0x00030736" > + }, > + { > + "EventCode": "0x8a", > + "EventName": "smmuv3_pmcg.L1_TLB", > + "BriefDescription": "SMMUv3 PMCG L1 TABLE transation", > + "PublicDescription": "SMMUv3 PMCG L1 TABLE transation", Those typos are either missing "c"s or "l"s, but with SMMU it's never clear which ;) Robin. > + "Unit": "smmuv3_pmcg", > + "Compat": "0x00030736" > + }, > +] > _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel