From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-16.7 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_CR_TRAILER, INCLUDES_PATCH,MAILING_LIST_MULTI,NICE_REPLY_A,SPF_HELO_NONE,SPF_PASS, USER_AGENT_SANE_1 autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 26594C12002 for ; Mon, 19 Jul 2021 12:48:03 +0000 (UTC) Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id EE22961164 for ; Mon, 19 Jul 2021 12:48:02 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org EE22961164 Authentication-Results: mail.kernel.org; dmarc=fail (p=quarantine dis=none) header.from=microchip.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender:Content-Type: Content-Transfer-Encoding:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:In-Reply-To:MIME-Version:Date:Message-ID:From: References:CC:To:Subject:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=xyQh2D1TLi5FEU8bCyKGwblAL3F2veqnVE9yEnP3CEs=; b=gpSX4diuKK7BsA+fwOCEAtmOTl Z/xj9wT2O5yWwL4qcvf2hcw/HsHJrCzIVBYoMxf4P7bfnJY1VQkEci0MpyKK+ttIiF/G0kdFj8B/H KLhJJqboRMjpPCJyKUksdiAn2Vdxk6CFT6OAhHx/LxVBdFlVjAk3ckkI5AP1xn2F8OB6imqSmQFDJ NTJQj/+/M4AjXZckIsItv68o5W6JvgumL3Kft3Vl4jOJ5fy8eIyfr9LhAdtcZFCnVrFUPJM6Zg+VL QyQUw5PbpTngdnoaEae8M1/aZfF275uQAaEoZwf4DTjkSUFUwG4+vzs4Hw9LmpiGU5/EqFCy6PXGC pXOuFJrA==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1m5Sey-009f8s-JN; Mon, 19 Jul 2021 12:46:12 +0000 Received: from esa.microchip.iphmx.com ([68.232.153.233]) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1m5Ser-009f7C-JP for linux-arm-kernel@lists.infradead.org; Mon, 19 Jul 2021 12:46:09 +0000 DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1626698765; x=1658234765; h=subject:to:cc:references:from:message-id:date: mime-version:in-reply-to:content-transfer-encoding; bh=yLRoIPvTygYkIwv7dlQXZQXfrF3+CqCP047UYUYgMDM=; b=IVzGj8oSZNu79WREMgO2POT+/JPXW0qOq8Hab6lbmgnKpgZmJt4VJCkC Pw5Z/edGwneicOLz8JvIgDDnzWvstfZf7jdRHePHnzfIynnJiptRGlGpP mhqFdBIJjB+ztpiPInyNBlHhJyMjVLENabQWdUUDvxNzoci4Mn5ig935R LmVrYSVIKYT+XjzBku11UoUEkwe+5R+6ejgTYVXitDtShg/4GoJUQ31P0 aA//es1gVVmtlW8WW64DlXwvCC2Mrl7pyzEzmkjEVZAMe+4cYSr4ufViA az/y4ED+liq7xSm5agtEfYClwKA37QBLu+bCoti2yaLWnFK5O/MsfKa+u w==; IronPort-SDR: lcnFj/fDNWXhCfJ3rljfzAl1AXrFxUY4ujUTIux3kPTx7gIS3JjtYXqdbgK811E4THaqSWlKgK HlzuiNFX175zWqrpo4rZa5UBS+rJT7R+xewYQMPyoTpyGSsjBDTQZq8sfp/Zjjm8XEDQkOxQcC 4rnyoGB5b634aope+lYmGUiuoX0nWSVEXJBynRKMI6/j3MsAMgH1MLE7RCBC6qlXwpgxnlMO2z xMPuxiTR42mGfeiXLC6CodoWGwNIxjexzwMhaQ+3/0PS5Sg5MRkdwxTCE3ZySWwGGtSpfP7qmb XmeZfkV1Aw0RuLfP58M97g/h X-IronPort-AV: E=Sophos;i="5.84,252,1620716400"; d="scan'208";a="128841869" Received: from smtpout.microchip.com (HELO email.microchip.com) ([198.175.253.82]) by esa5.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 19 Jul 2021 05:46:03 -0700 Received: from chn-vm-ex01.mchp-main.com (10.10.85.143) by chn-vm-ex03.mchp-main.com (10.10.85.151) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2176.2; Mon, 19 Jul 2021 05:46:03 -0700 Received: from [10.12.68.173] (10.10.115.15) by chn-vm-ex01.mchp-main.com (10.10.85.143) with Microsoft SMTP Server id 15.1.2176.2 via Frontend Transport; Mon, 19 Jul 2021 05:46:01 -0700 Subject: Re: [PATCH 2/2] clk: at91: add register definition for sama7g5's master clock To: Claudiu Beznea , , , , , CC: , , , , References: <20210719080317.1045832-1-claudiu.beznea@microchip.com> <20210719080317.1045832-3-claudiu.beznea@microchip.com> From: Nicolas Ferre Organization: microchip Message-ID: <3bee1689-5e1d-e65f-e66c-95d4521ea9f4@microchip.com> Date: Mon, 19 Jul 2021 14:46:00 +0200 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:78.0) Gecko/20100101 Thunderbird/78.11.0 MIME-Version: 1.0 In-Reply-To: <20210719080317.1045832-3-claudiu.beznea@microchip.com> Content-Language: en-US X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20210719_054605_706122_CAE494F1 X-CRM114-Status: GOOD ( 20.21 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Transfer-Encoding: 7bit Content-Type: text/plain; charset="us-ascii"; Format="flowed" Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org On 19/07/2021 at 10:03, Claudiu Beznea wrote: > Add register definitions for SAMA7G5's master clock. These would be > also used by architecture specific power saving code. > > Fixes: 6cb0e54412a3 ("ARM: at91: pm: add support for MCK1..4 save/restore for ulp modes") > Signed-off-by: Claudiu Beznea Acked-by: Nicolas Ferre > --- > > Hi Stephen, > > This is a part from patch at [1]. I keep it at minimum (only definitions) > for faster acceptance as the build is broken on arm multi_v7_defconfig > without it). > In next version of patch at [1] I will update it accordingly. Stephen, Before hearing from you I inserted this patch in our at91-soc branch that is part of linux-next. With this at least the build don't break anymore. Tell me if you want to have an immutable branch that we could share with it on top of 5.14-rc1 or if it's fine if we add the same patch in both of our trees. Best regards, Nicolas > [1] https://lore.kernel.org/linux-clk/20210401122726.28528-5-claudiu.beznea@microchip.com/ > > include/linux/clk/at91_pmc.h | 26 ++++++++++++++++++++++++++ > 1 file changed, 26 insertions(+) > > diff --git a/include/linux/clk/at91_pmc.h b/include/linux/clk/at91_pmc.h > index a4f82e836a7c..ccb3f034bfa9 100644 > --- a/include/linux/clk/at91_pmc.h > +++ b/include/linux/clk/at91_pmc.h > @@ -137,6 +137,32 @@ > #define AT91_PMC_PLLADIV2_ON (1 << 12) > #define AT91_PMC_H32MXDIV BIT(24) > > +#define AT91_PMC_MCR_V2 0x30 /* Master Clock Register [SAMA7G5 only] */ > +#define AT91_PMC_MCR_V2_ID_MSK (0xF) > +#define AT91_PMC_MCR_V2_ID(_id) ((_id) & AT91_PMC_MCR_V2_ID_MSK) > +#define AT91_PMC_MCR_V2_CMD (1 << 7) > +#define AT91_PMC_MCR_V2_DIV (7 << 8) > +#define AT91_PMC_MCR_V2_DIV1 (0 << 8) > +#define AT91_PMC_MCR_V2_DIV2 (1 << 8) > +#define AT91_PMC_MCR_V2_DIV4 (2 << 8) > +#define AT91_PMC_MCR_V2_DIV8 (3 << 8) > +#define AT91_PMC_MCR_V2_DIV16 (4 << 8) > +#define AT91_PMC_MCR_V2_DIV32 (5 << 8) > +#define AT91_PMC_MCR_V2_DIV64 (6 << 8) > +#define AT91_PMC_MCR_V2_DIV3 (7 << 8) > +#define AT91_PMC_MCR_V2_CSS (0x1F << 16) > +#define AT91_PMC_MCR_V2_CSS_MD_SLCK (0 << 16) > +#define AT91_PMC_MCR_V2_CSS_TD_SLCK (1 << 16) > +#define AT91_PMC_MCR_V2_CSS_MAINCK (2 << 16) > +#define AT91_PMC_MCR_V2_CSS_MCK0 (3 << 16) > +#define AT91_PMC_MCR_V2_CSS_SYSPLL (5 << 16) > +#define AT91_PMC_MCR_V2_CSS_DDRPLL (6 << 16) > +#define AT91_PMC_MCR_V2_CSS_IMGPLL (7 << 16) > +#define AT91_PMC_MCR_V2_CSS_BAUDPLL (8 << 16) > +#define AT91_PMC_MCR_V2_CSS_AUDIOPLL (9 << 16) > +#define AT91_PMC_MCR_V2_CSS_ETHPLL (10 << 16) > +#define AT91_PMC_MCR_V2_EN (1 << 28) > + > #define AT91_PMC_XTALF 0x34 /* Main XTAL Frequency Register [SAMA7G5 only] */ > > #define AT91_PMC_USB 0x38 /* USB Clock Register [some SAM9 only] */ > -- Nicolas Ferre _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel