linux-arm-kernel.lists.infradead.org archive mirror
 help / color / mirror / Atom feed
From: "Ilpo Järvinen" <ilpo.jarvinen@linux.intel.com>
To: "Marek Behún" <kabel@kernel.org>
Cc: Andrew Lunn <andrew@lunn.ch>,
	 Gregory Clement <gregory.clement@bootlin.com>,
	 Sebastian Hesselbarth <sebastian.hesselbarth@gmail.com>,
	 Thomas Gleixner <tglx@linutronix.de>,
	linux-arm-kernel@lists.infradead.org,  arm@kernel.org,
	Andy Shevchenko <andy@kernel.org>,
	 Hans de Goede <hdegoede@redhat.com>
Subject: Re: [PATCH v3 04/10] irqchip/armada-370-xp: Use BIT() and GENMASK() macros
Date: Mon, 8 Jul 2024 19:27:52 +0300 (EEST)	[thread overview]
Message-ID: <3ee4c786-6452-95cf-70ec-06359f1c7668@linux.intel.com> (raw)
In-Reply-To: <20240708151801.11592-5-kabel@kernel.org>

[-- Attachment #1: Type: text/plain, Size: 2312 bytes --]

On Mon, 8 Jul 2024, Marek Behún wrote:

> Use the BIT() and GENMASK() macros where appropriate.
> 
> Signed-off-by: Marek Behún <kabel@kernel.org>
> Reviewed-by: Andrew Lunn <andrew@lunn.ch>

Are #includes missing for GENMASK() and BIT()? (Or is this based on some 
tree which already has them?)

-- 
 i.

> ---
>  drivers/irqchip/irq-armada-370-xp.c | 10 +++++-----
>  1 file changed, 5 insertions(+), 5 deletions(-)
> 
> diff --git a/drivers/irqchip/irq-armada-370-xp.c b/drivers/irqchip/irq-armada-370-xp.c
> index 427ba5fd6adc..18aca9b5d3b3 100644
> --- a/drivers/irqchip/irq-armada-370-xp.c
> +++ b/drivers/irqchip/irq-armada-370-xp.c
> @@ -121,7 +121,7 @@
>  #define ARMADA_370_XP_INT_SET_ENABLE		(0x30)
>  #define ARMADA_370_XP_INT_CLEAR_ENABLE		(0x34)
>  #define ARMADA_370_XP_INT_SOURCE_CTL(irq)	(0x100 + irq*4)
> -#define ARMADA_370_XP_INT_SOURCE_CPU_MASK	0xF
> +#define ARMADA_370_XP_INT_SOURCE_CPU_MASK	GENMASK(3, 0)
>  #define ARMADA_370_XP_INT_IRQ_FIQ_MASK(cpuid)	((BIT(0) | BIT(8)) << cpuid)
>  
>  /* Registers relative to per_cpu_int_base */
> @@ -132,18 +132,18 @@
>  #define ARMADA_370_XP_INT_SET_MASK		(0x48)
>  #define ARMADA_370_XP_INT_CLEAR_MASK		(0x4C)
>  #define ARMADA_370_XP_INT_FABRIC_MASK		(0x54)
> -#define ARMADA_370_XP_INT_CAUSE_PERF(cpu)	(1 << cpu)
> +#define ARMADA_370_XP_INT_CAUSE_PERF(cpu)	BIT(cpu)
>  
>  #define ARMADA_370_XP_MAX_PER_CPU_IRQS		(28)
>  
>  /* IPI and MSI interrupt definitions for IPI platforms */
>  #define IPI_DOORBELL_START			(0)
>  #define IPI_DOORBELL_END			(8)
> -#define IPI_DOORBELL_MASK			0xFF
> +#define IPI_DOORBELL_MASK			GENMASK(7, 0)
>  #define PCI_MSI_DOORBELL_START			(16)
>  #define PCI_MSI_DOORBELL_NR			(16)
>  #define PCI_MSI_DOORBELL_END			(32)
> -#define PCI_MSI_DOORBELL_MASK			0xFFFF0000
> +#define PCI_MSI_DOORBELL_MASK			GENMASK(31, 16)
>  
>  /* MSI interrupt definitions for non-IPI platforms */
>  #define PCI_MSI_FULL_DOORBELL_START		0
> @@ -415,7 +415,7 @@ static void armada_370_xp_ipi_send_mask(struct irq_data *d,
>  
>  	/* Convert our logical CPU mask into a physical one. */
>  	for_each_cpu(cpu, mask)
> -		map |= 1 << cpu_logical_map(cpu);
> +		map |= BIT(cpu_logical_map(cpu));
>  
>  	/*
>  	 * Ensure that stores to Normal memory are visible to the
> 

  reply	other threads:[~2024-07-08 16:28 UTC|newest]

Thread overview: 17+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2024-07-08 15:17 [PATCH v3 00/10] armada-370-xp irqchip updates round 2 Marek Behún
2024-07-08 15:17 ` [PATCH v3 01/10] irqchip/armada-370-xp: Drop _OFFS suffix from some register constants Marek Behún
2024-07-08 16:26   ` Ilpo Järvinen
2024-07-08 15:17 ` [PATCH v3 02/10] irqchip/armada-370-xp: Change register constant suffix from _MSK to _MASK Marek Behún
2024-07-08 16:24   ` Ilpo Järvinen
2024-07-08 15:17 ` [PATCH v3 03/10] irqchip/armada-370-xp: Change spaces to tabs Marek Behún
2024-07-08 16:25   ` Ilpo Järvinen
2024-07-08 15:17 ` [PATCH v3 04/10] irqchip/armada-370-xp: Use BIT() and GENMASK() macros Marek Behún
2024-07-08 16:27   ` Ilpo Järvinen [this message]
2024-07-09  6:54     ` Marek Behún
2024-07-08 15:17 ` [PATCH v3 05/10] irqchip/armada-370-xp: Cosmetic fix parentheses in register constant definitions Marek Behún
2024-07-08 15:17 ` [PATCH v3 06/10] irqchip/armada-370-xp: Change register constants prefix to MPIC_ Marek Behún
2024-07-08 15:17 ` [PATCH v3 07/10] irqchip/armada-370-xp: Use correct type for cpu variable Marek Behún
2024-07-08 15:17 ` [PATCH v3 08/10] irqchip/armada-370-xp: Simplify is_percpu_irq() code Marek Behún
2024-07-08 15:18 ` [PATCH v3 09/10] irqchip/armada-370-xp: Change to SPDX license identifier Marek Behún
2024-07-08 15:18 ` [PATCH v3 10/10] irqchip/armada-370-xp: Declare iterators in for loop Marek Behún
2024-07-08 16:29   ` Andrew Lunn

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=3ee4c786-6452-95cf-70ec-06359f1c7668@linux.intel.com \
    --to=ilpo.jarvinen@linux.intel.com \
    --cc=andrew@lunn.ch \
    --cc=andy@kernel.org \
    --cc=arm@kernel.org \
    --cc=gregory.clement@bootlin.com \
    --cc=hdegoede@redhat.com \
    --cc=kabel@kernel.org \
    --cc=linux-arm-kernel@lists.infradead.org \
    --cc=sebastian.hesselbarth@gmail.com \
    --cc=tglx@linutronix.de \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).