public inbox for linux-arm-kernel@lists.infradead.org
 help / color / mirror / Atom feed
* Question about ARM set_pte_ext
@ 2010-04-17  7:44 Sasha Sirotkin
  2010-04-17 11:16 ` Dmytro Milinevskyy
  0 siblings, 1 reply; 2+ messages in thread
From: Sasha Sirotkin @ 2010-04-17  7:44 UTC (permalink / raw)
  To: linux-arm-kernel

I'm still trying to understand the peculiarities of ARMv5 memory 
management...

I have a question about ARM set_pte_ext or armv3_set_pte_ext to be more 
specific.
In the following lines

    tst    r3, #L_PTE_USER            @ user?
    orrne    r2, r2, #PTE_SMALL_AP_URO_SRW

We are testing for L_PTE_USER not being set. Why not?

Another question is about S & R bits of CP15 register 1, which on ARMv5 
are used to control memory access in combination with AP bits. As 
changing S & R bits requires to reset the MMU, basically it is 
impossible to use them, if I wanted to configured a certain page to be, 
for instance, read-only for both kernel and user modes?

Thanks.

^ permalink raw reply	[flat|nested] 2+ messages in thread

end of thread, other threads:[~2010-04-17 11:16 UTC | newest]

Thread overview: 2+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2010-04-17  7:44 Question about ARM set_pte_ext Sasha Sirotkin
2010-04-17 11:16 ` Dmytro Milinevskyy

This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox