From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 5AA7CC3DA6E for ; Thu, 28 Dec 2023 06:38:54 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:Content-ID:In-Reply-To: References:Message-ID:Date:Subject:CC:To:From:Reply-To:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=YCukW19yKHKPldmarSUBJaSY4D/HQQM8Eovy2B8lTXc=; b=h/5IF4D63CB0ov bjce6KjLo0UeYbNqXrqskCZfHLMKi9e+FtEejuOo531bjCAkXtqiYEI8DGOq5SOhHv07xx/cf+qot gr/R3jfmUQJoPVrVRDmu8KcDej4gp4Eis4VDPVj4GkMFe49j2Xy5x6mEvSRZp8knHgXpjv0raDjNP CbfTHaCkILQP27k3RGbLNAVu7nbVVOw6tLI8D2VPpnr+BR7f12XcmEEAH/JDnL8deVq90POAvYu5B acCPN/scrBLcr7CFKpj5kda2qp7lSVf9FCmJRLfJqSUDWlP4Uh1Lluci22QA4YlvWtT2QRJDNJB7e yemft2cjuizEoneaTKkQ==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.96 #2 (Red Hat Linux)) id 1rIk2C-00GGQP-1z; Thu, 28 Dec 2023 06:38:24 +0000 Received: from mailgw01.mediatek.com ([216.200.240.184]) by bombadil.infradead.org with esmtps (Exim 4.96 #2 (Red Hat Linux)) id 1rIk28-00GGP9-0r; Thu, 28 Dec 2023 06:38:22 +0000 X-UUID: ada2cd42a54b11eeafd70d0b34820190-20231227 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=MIME-Version:Content-Transfer-Encoding:Content-ID:Content-Type:In-Reply-To:References:Message-ID:Date:Subject:CC:To:From; bh=5iucj3ZTHlDOJnB+p/ih/MNr46i67mLy8bwro6OeIIg=; b=gJU5RtkpLpW1bPWJjJac6lI6cUQqMNHC13fElwU73WWNwpjZpyuszBfoJNN4WsJ7HBmBAxOTpg3iugz1zg4mc/yX4WjZUdAPxzptdw/TzVCHjqKec6V6qHnIpQR/BJtYMwTG1akoVeL8/6tOhs4Bs9IiqrnC1lXhaUduA3oKMes=; X-CID-P-RULE: Release_Ham X-CID-O-INFO: VERSION:1.1.35,REQID:bb3da285-a491-4b4d-81a8-4dbad3076660,IP:0,U RL:0,TC:0,Content:0,EDM:0,RT:0,SF:0,FILE:0,BULK:0,RULE:Release_Ham,ACTION: release,TS:0 X-CID-META: VersionHash:5d391d7,CLOUDID:8beb4082-8d4f-477b-89d2-1e3bdbef96d1,B ulkID:nil,BulkQuantity:0,Recheck:0,SF:102,TC:nil,Content:0,EDM:-3,IP:nil,U RL:1,File:nil,Bulk:nil,QS:nil,BEC:nil,COL:0,OSI:0,OSA:0,AV:0,LES:1,SPR:NO, DKR:0,DKP:0,BRR:0,BRE:0 X-CID-BVR: 0 X-CID-BAS: 0,_,0,_ X-CID-FACTOR: TF_CID_SPAM_SNR,TF_CID_SPAM_ULS X-UUID: ada2cd42a54b11eeafd70d0b34820190-20231227 Received: from mtkmbs11n1.mediatek.inc [(172.21.101.185)] by mailgw01.mediatek.com (envelope-from ) (musrelay.mediatek.com ESMTP with TLSv1.2 ECDHE-RSA-AES256-GCM-SHA384 256/256) with ESMTP id 1390217045; Wed, 27 Dec 2023 23:38:14 -0700 Received: from mtkmbs10n1.mediatek.inc (172.21.101.34) by MTKMBS14N2.mediatek.inc (172.21.101.76) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1118.26; Thu, 28 Dec 2023 14:28:11 +0800 Received: from APC01-PSA-obe.outbound.protection.outlook.com (172.21.101.237) by mtkmbs10n1.mediatek.inc (172.21.101.34) with Microsoft SMTP Server id 15.2.1118.26 via Frontend Transport; Thu, 28 Dec 2023 14:28:11 +0800 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=ZpXz45BUwarslJZ9fX4SprYjdSiKb6oRXmqxMGa1eOccKq9byZivMBXu2DzA7okxZ7Fs1DVjSuDpV6M7cJRAJy4WLQkv+vxSQvdrz9ecufOI8wrNWYXTqcmz0o/Kh65i1U6mk/OeU+BjYv3Gm+CqS/l6o1/g1SG8Lfoun/IAngt2XeZG82GT1bnP5fsGij41CbfAwJZoNDftJfQ2oX8mm0xykyhICnemABXIr6clhIakfKImtSx3vocZUEhb4XuOAi3Ds4gY5OaSabKBT/pzwCRa5DNgAthH4i4w4SvHwxsk9Vpl1TICD8CFS3S0G9GsUVcnyXJbJyhFhaIfcLMagQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=5iucj3ZTHlDOJnB+p/ih/MNr46i67mLy8bwro6OeIIg=; b=fKrcz//znWTdbJ/hJpu58+Ur1FEhy2HAJSXy9Ijz2Bx3jRAaqS/6Gzx9npFaOKQqg33ki8oNHhP8/cA1Rq4Q+8rrxLrcbUP5Ul0KVK+HCLHvUrBK+5J/2dWR9Kmsf/emLtoFsWgFZgleAe4GIH5paxEraglaUQ9+MZsBYXNdNRo0FSBteEps26a0E6H3XVzU8usl5gqAD5MYebS79gPRiBV93uz2urqTdyd7O7Y+NAUMzSaEZaKHigUEBLBNhdESLqr9IYZCXT8SKiFASx1Z8RtBykNKMouOOOiQXIjI6eHpkXtOGFHbTCD0lltvcWjuadyRJLnb3f1wNCV3819/wg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=mediatek.com; dmarc=pass action=none header.from=mediatek.com; dkim=pass header.d=mediatek.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=mediateko365.onmicrosoft.com; s=selector2-mediateko365-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=5iucj3ZTHlDOJnB+p/ih/MNr46i67mLy8bwro6OeIIg=; b=Mvl97NC+iQV9maeOU+AwZBaj8gwPw7+F+Hd07FiWylkbF+TQsinlmIiU2B7UEOlcRsgfAkq+hvJG1XlButX9pMjq6IK9OzQ6FNP9ybuMhBQc39RCCdAfwTjcMj5uCuqQLauQjED0XDXXh8Dpk1yj+ItLypItqXRIC7e7Tzh+Fl8= Received: from TYZPR03MB6624.apcprd03.prod.outlook.com (2603:1096:400:1f4::13) by KL1PR03MB8572.apcprd03.prod.outlook.com (2603:1096:820:134::14) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7135.20; Thu, 28 Dec 2023 06:27:07 +0000 Received: from TYZPR03MB6624.apcprd03.prod.outlook.com ([fe80::eb43:57cb:edfd:3762]) by TYZPR03MB6624.apcprd03.prod.outlook.com ([fe80::eb43:57cb:edfd:3762%7]) with mapi id 15.20.7113.027; Thu, 28 Dec 2023 06:27:06 +0000 From: =?utf-8?B?Q0sgSHUgKOiDoeS/iuWFiSk=?= To: "matthias.bgg@gmail.com" , =?utf-8?B?SmFzb24tSkggTGluICjmnpfnnb/npaUp?= , "chunkuang.hu@kernel.org" , "conor+dt@kernel.org" , "robh+dt@kernel.org" , "krzysztof.kozlowski+dt@linaro.org" , "angelogioacchino.delregno@collabora.com" CC: "linux-kernel@vger.kernel.org" , =?utf-8?B?U2luZ28gQ2hhbmcgKOW8teiIiOWciyk=?= , "linux-mediatek@lists.infradead.org" , "linaro-mm-sig@lists.linaro.org" , "jason-jh.lin@mediatek.corp-partner.google.com" , "devicetree@vger.kernel.org" , =?utf-8?B?SmFzb24tY2ggQ2hlbiAo6Zmz5bu66LGqKQ==?= , "linux-media@vger.kernel.org" , =?utf-8?B?U2hhd24gU3VuZyAo5a6L5a2d6KyZKQ==?= , =?utf-8?B?TmFuY3kgTGluICjmnpfmrKPonqIp?= , =?utf-8?B?Sm9obnNvbiBXYW5nICjnjovogZbpkasp?= , "jkardatzke@google.com" , "dri-devel@lists.freedesktop.org" , Project_Global_Chrome_Upstream_Group , "linux-arm-kernel@lists.infradead.org" Subject: Re: [PATCH v3 00/11] Add mediate-drm secure flow for SVP Thread-Topic: [PATCH v3 00/11] Add mediate-drm secure flow for SVP Thread-Index: AQHaNc45Z3V+o07y+U2bMGyTisadW7C+QiOA Date: Thu, 28 Dec 2023 06:27:06 +0000 Message-ID: <4fd704b3438e524362fada762b380bd18949cd0a.camel@mediatek.com> References: <20231223182932.27683-1-jason-jh.lin@mediatek.com> In-Reply-To: <20231223182932.27683-1-jason-jh.lin@mediatek.com> Accept-Language: en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=mediatek.com; x-ms-publictraffictype: Email x-ms-traffictypediagnostic: TYZPR03MB6624:EE_|KL1PR03MB8572:EE_ x-ms-office365-filtering-correlation-id: b2dab656-8b5b-4b29-46eb-08dc076e0333 x-ms-exchange-senderadcheck: 1 x-ms-exchange-antispam-relay: 0 x-microsoft-antispam: BCL:0; x-microsoft-antispam-message-info: wy9ufIpbTowIe5sesgJefWr7Qc0/92DEACbbGCWuS4gzRsMcEk3Lg3k/eqWyUDXLRaTNjUuCZOfsBYkd1z11P7RCAEQ49QnRt7VxAMwIBb52aphTs86m2P2UzwBTrNXo30D8oVRPvsQC6MOKu6jh4Vj414/rwIaJlDC59YohQkzdIqFe0sWzBD7Y0jHNxvrsr+TgoppNkCHbb+WVZSxDKNIR403dBMgJasHsb/F34xLHdTP4yx+E8d1WBOAMw5M6XpvhNpcT+4u3iZ5Kgm6uKHUqGmKZ92Eu7kpyh7Mvzc5F3UzwU2XYsBx1VN1dUzSKqRtblywWkc7gAW2EPTuct89c2qdJcxebH1TvnmNT7ghKkupYFTi1AJ7u129a1BfeVU2MixiXe5Uawa4UvtctZnuu+PqngeOsuTYsyBo5AluAmHi+5kN8g828qwNzPO+daNxR/zfcI6H7hq2+EMYsc/MFS8pVeQyWj2YnKQD7nXCZyJ0o03voTZSZbVURTtAP2IQEGO+yRUMmWR2q0tgiOtGkXgx7FXq/JNmG3+9aOi8d1jrojYZwrKvh6MrYt75z6+DW4rpQvqgr8BcdWE1PGEU44jDGyNF3qi1KiuHUiOLwoa4G5UPotEmgaP2Xw+6z3DnsL5a7wVZE/uCxm35IDQ== x-forefront-antispam-report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:TYZPR03MB6624.apcprd03.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230031)(396003)(39860400002)(136003)(376002)(346002)(366004)(230922051799003)(451199024)(64100799003)(1800799012)(186009)(26005)(2616005)(86362001)(6506007)(71200400001)(966005)(6512007)(83380400001)(4326008)(8676002)(8936002)(7416002)(5660300002)(6486002)(66476007)(76116006)(110136005)(66446008)(316002)(64756008)(66556008)(38100700002)(54906003)(478600001)(122000001)(66946007)(41300700001)(36756003)(4001150100001)(38070700009)(85182001)(2906002);DIR:OUT;SFP:1102; x-ms-exchange-antispam-messagedata-chunkcount: 1 x-ms-exchange-antispam-messagedata-0: =?utf-8?B?ZkxqclBZMTZNbklFd1lSMS8xbkh5SitSYmwxWFFKL3AyVytQUUZ5WlhYUlVE?= =?utf-8?B?MkRQQm83OHcxeHZCcUhEdjdUenBEL0FTcDJWaktvSW5zME1UaFRaNysxVkcx?= =?utf-8?B?V0ZYNlZJTE05WTF6bXlpbmlwOVhSWVVLL0pjK3NQR2ZUM0dzK3NCZDlSc2NH?= =?utf-8?B?Z3dKZGR2blQzaERiM0ZYZzRUZnJzTzFLbkJkbUJkT1lqR21mNUlWY1RaVy9W?= =?utf-8?B?MklmVjREcXZXNW45amdzMmZxWVFDNzZuSjg2Ly9HeEpVZjBWTkg1ZXhIRWpE?= =?utf-8?B?cEJ5S0t1Mll5WmxCU0s5VHh3eDZQNEVHRlpxTDMzVWp5ek1aMzhtUllzNlRm?= =?utf-8?B?eFB2UG1sbzNHMWNaTXZyazUzMDhyQllJSGszcTh3MHBSZmpQRmVBL0VJVUpn?= =?utf-8?B?SXlKY29icnJtRG95K0YyWkNJcDUrYzArY1JOMnp2eVM1Y2JNd0VNS0FXZWRl?= =?utf-8?B?Rkl4VmRCamdQR0szZ0VMaGRmOUdwUDAzd0swUllKcTBYYm1TNkRvYURyclA4?= =?utf-8?B?NHBZOEQ1WkxySGhWSURLbW9KWTd3YnZlUThhS1VCTmdTbWIvZllaQmJRUnRJ?= =?utf-8?B?UzRHVzB5RVUyMU01djluWUoyVXVpdXhZZDRxR3huRXNMN1hXRWpTQWx0YWR3?= =?utf-8?B?M3pPaDNPM0FVVy9GcjFCMlBrak5LMkNjNjN1WWdlYnk3UGVBb0pEc3llU3Vu?= =?utf-8?B?Zml2V0tTZmFHOWh3ZXYwaG0rYWdUenVpTng1eVRiMEhNbjdBNmdLcHNDVFZL?= =?utf-8?B?MU9rOGhWZ0RISlZ2ZTV5amtsaVBxU1BPaHhYN3JtVzMzWnRnSFVjTE9aMEpM?= =?utf-8?B?cTVXRkN3YVdHSWVtWmgxTVk3Q3BHTEhXQ3V0bEgxbWNFbkZVakVYRDc4VjZx?= =?utf-8?B?dXV0MkgrRlBlV3JjK3VFRHN5eDNIMUpEZDNlL2pna1BOdnpIRWdSNlRGeVVY?= =?utf-8?B?SWJvQnUzL2hLNVdrM2QrSzlDd2h3ZHNtdVpIS3MxRkEzdkJHM0JQN1doTkxG?= =?utf-8?B?MjNzRGdKT1YvR2ZnSVJZelNTclQ0SHFYckhKMGsyMGwwbXFyZlRoRno4K3FB?= =?utf-8?B?MzU4YzAxS3A1TERFdi9kbnBoZXBoMVV5U2JXTzZOMjVzM0xxZ3hERmlESmxH?= =?utf-8?B?enRyb0I1ZGhJMlJ0c1NJVHUxaUxZa21hVFVEVVhwS3lhd25tR1hoZ2MzNTJX?= =?utf-8?B?aFlFcVhGQVI0NUV5T1NFTGJUU24zdmVLd0JtTUJtRjhJTTBmRnpsaTQyVDdC?= =?utf-8?B?S0ZwVHdNcU5YTkg5Nlcxc2tldTVISWhKRzQ3Zk9ucDZZaTNXWklEMEsxM2Nh?= =?utf-8?B?dWRwY3BZdjFsNFNTOGt3aGFTTTlQa1JUZXpCZWkvR3J5bWg2NCtmYmJtT2Yv?= =?utf-8?B?c2NnVUtIakx2RjgrVTNYbnJES2swQXJ2OVI0VDhrYXA3bk9xT3VSM3Q0V2lT?= =?utf-8?B?V0xCNmdZOWNEdzYrUVJnMDZmUWYzUkVPVEVabXRjSGQ0bTNXWXFsNEtHZmpU?= =?utf-8?B?c3djZGZNRVlaN1dmTzh3TkMyTHhPMm5xNGVITkpvQStPcC9lWFVtdWc2UkdT?= =?utf-8?B?VVBNbVhFaDNQT0xpbE1YVjNXNzFkQTFnODZsM0JSdlJEcm5SaituRHgrbElv?= =?utf-8?B?SXUzbXM5a1BLcnQzb0FYSzBVcWt2MXpUaVU0elpUSTBRWWdDdDJFUzZYb1BF?= =?utf-8?B?YU9CelVpdHZwYjBQbzdaenRvamQwZHpYeEt3YWNMdGVmekh0MGxybWo1TGdV?= =?utf-8?B?c1VuOTZuemxXTUx6d0d6ZDZweXhmRlVtSEJJdkRTUmJVY0RuN2g2ZG1tcmN6?= =?utf-8?B?L3lQdGtyc3B5dnJ6anhKMmVKRmhENkNVTU8yQ1hGQXYxOFAwTlJvMzFBRXJU?= =?utf-8?B?T3Qvd25vdDlFcWwxYzliRS9CWmQwVDY4aUVvTk1vRUlGQktwK1lHZmZNSjA2?= =?utf-8?B?bzJydFJzTzFzM0lLanJCYnN1QU95VzZWM0NqU2RUMWk3cmdXc3FtVzBUWTRF?= =?utf-8?B?OFFwam81NVF2aCtEOGRyQzN0QzB3aW5yUEFsYXdSNzE4Z1pMQ0tnU2RBMjhC?= =?utf-8?B?NDVjQXMrcndqRnVXaU9ZK3BLbkhMNHRsMGJ0V0lKaURZQWM2VXRnMzhvazFJ?= =?utf-8?Q?n+iNZkJzjz+MAaBqITFf5PAHf?= Content-ID: <6CB9562FA67CF646A3114C23BE47D9DB@apcprd03.prod.outlook.com> MIME-Version: 1.0 X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-AuthSource: TYZPR03MB6624.apcprd03.prod.outlook.com X-MS-Exchange-CrossTenant-Network-Message-Id: b2dab656-8b5b-4b29-46eb-08dc076e0333 X-MS-Exchange-CrossTenant-originalarrivaltime: 28 Dec 2023 06:27:06.0850 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: a7687ede-7a6b-4ef6-bace-642f677fbe31 X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: 6L3U5dQRWNs7JMgNWx07uBUF4leM7C+UXXi/24p2dzjC4PlPCoxhfThhKlE9wm5vqzdDoGtUzeU+zFkMrS4Otw== X-MS-Exchange-Transport-CrossTenantHeadersStamped: KL1PR03MB8572 X-TM-AS-Product-Ver: SMEX-14.0.0.3152-9.1.1006-23728.005 X-TM-AS-Result: No-10--9.350000-8.000000 X-TMASE-MatchedRID: gzVbiXtWD9sOwH4pD14DsPHkpkyUphL9VCDy36xoPiQUKi0td+qmroqq /NLYoJ0ORAjjCBWd1tUMzj/6Jyp22UW4h8yvsXQnEPf7TDUOGopEkrrs6EaaQ2ULmwB6T2fLnFq TWUo/GE12/120FKksrM4upQc4xGVCeqv65bNPmES9HTxRE6QQB3JrB0Cu3DDnVz8J52OVy+Sozw 9gka4dij8lS9fvVyTcAdyK8K+j12LOkUilvGnufa/Zw8tRb5352+EpBnZEzfXjud2x7TPVt+V05 r5vXH4sXewO9NcoxSCkJpAbNH+cOwS+P0RNxd8HwCZxkTHxccn54F/2i/DwjUUNHQAoZf5cBu+l lRlNm+pzprJ7k+e5vxYKzR9JnWmCjROjughSj+Kk3yyn4uPtLVAI6wCVrE3viaBUxnizejdAd9s p7/hgkvhZBgSZWubhmsJaThnkmNYAzT8btdR14x+WEMjoO9WWVNyumldWne2bKItl61J/yfmS+a Pr0Ve8SlnU38LCY8tp7Kxueu/Dit0H8LFZNFG76sBnwpOylLPCRUZVLnEESP9+WGRKH/t6+gWoS gupWi/yUrsXBNeQB4JoQvA21ugrOwOV4inJ14p+eNTG3fkrLAncOebUDvSkG12GH118U3G5Zyim lDMxyA56xhuba2WuZ86KY3oNT3zIO0Si2Tuenn7cGd19dSFd X-TM-AS-User-Approved-Sender: No X-TM-AS-User-Blocked-Sender: No X-TMASE-Result: 10--9.350000-8.000000 X-TMASE-Version: SMEX-14.0.0.3152-9.1.1006-23728.005 X-TM-SNTS-SMTP: 05C9F7B11D2B84CBB6EFFDFF64E55CB0619AA09944C1CEA9FA8D108E25DF78832000:8 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20231227_223820_360500_AF28461C X-CRM114-Status: GOOD ( 18.50 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Hi, Jason: On Sun, 2023-12-24 at 02:29 +0800, Jason-JH.Lin wrote: > From: Jason-jh Lin > > Memory Definitions: > secure memory - Memory allocated in the TEE (Trusted Execution > Environment) which is inaccessible in the REE (Rich Execution > Environment, i.e. linux kernel/userspace). > secure handle - Integer value which acts as reference to 'secure > memory'. Used in communication between TEE and REE to reference > 'secure memory'. > secure buffer - 'secure memory' that is used to store decrypted, > compressed video or for other general purposes in the TEE. > secure surface - 'secure memory' that is used to store graphic > buffers. > > Memory Usage in SVP: > The overall flow of SVP starts with encrypted video coming in from an > outside source into the REE. The REE will then allocate a 'secure > buffer' and send the corresponding 'secure handle' along with the > encrypted, compressed video data to the TEE. The TEE will then > decrypt > the video and store the result in the 'secure buffer'. The REE will > then allocate a 'secure surface'. The REE will pass the 'secure > handles' for both the 'secure buffer' and 'secure surface' into the > TEE for video decoding. The video decoder HW will then decode the > contents of the 'secure buffer' and place the result in the 'secure > surface'. The REE will then attach the 'secure surface' to the > overlay > plane for rendering of the video. > > Everything relating to ensuring security of the actual contents of > the > 'secure buffer' and 'secure surface' is out of scope for the REE and > is the responsibility of the TEE. > > DRM driver handles allocation of gem objects that are backed by a > 'secure > surface' and for displaying a 'secure surface' on the overlay plane. > This introduces a new flag for object creation called > DRM_MTK_GEM_CREATE_ENCRYPTED which indicates it should be a 'secure > surface'. All changes here are in MediaTek specific code. I would like to decouple secure display and secure decode. One reason is that I would like secure display could be tested itself without secure decode. Another reason is that if someone has draw an image and want to display securely, this is not related to decode. To achieve this, mediatek drm driver should provide render function on secure surface. The most simple function is to bitblt a normal surface onto secure surface. User could allocate both normal surface and secure surface, draw on normal surface and bitblt normal surface onto secure surface. We could have limitation that normal surface and secure surface have the same width, height, pitch, pixel format, and the bitblt is the full image bitblt. So mediatek drm driver just need a TEE function that do memory copy from normal surface to secure surface. This is not a must-be function, but it has some benefit for secure display. Regards, CK > --- > TODO: > 1) Remove get sec larb port interface in ddp_comp, ovl and > ovl_adaptor. > 2) Verify instruction for enabling/disabling dapc and larb port in > TEE > drop the sec_engine flags in normal world and. > 3) Move DISP_REG_OVL_SECURE setting to secure world for > mtk_disp_ovl.c. > 4) Change the parameter register address in mtk_ddp_sec_write() > from "u32 addr" to "struct cmdq_client_reg *cmdq_reg". > 5) Implement setting mmsys routing table in the secure world series. > --- > Based on 5 series and 1 patch: > [1] v3 dma-buf: heaps: Add MediaTek secure heap > - > https://urldefense.com/v3/__https://patchwork.kernel.org/project/linux-mediatek/list/?series=809023__;!!CTRNKA9wMg0ARbw!lYGWfjjIBlxJvwBXWyxHTyc2vew5YagqT_qJZrYONTH20h95qxC3PH9V91vjplYU3S0ayseyHpxRQFSqATHgDnU$ > > [2] v3 add driver to support secure video decoder > - > https://urldefense.com/v3/__https://patchwork.kernel.org/project/linux-mediatek/list/?series=807308__;!!CTRNKA9wMg0ARbw!lYGWfjjIBlxJvwBXWyxHTyc2vew5YagqT_qJZrYONTH20h95qxC3PH9V91vjplYU3S0ayseyHpxRQFSq9TXMSIQ$ > > [3] v4 soc: mediatek: Add register definitions for GCE > - > https://urldefense.com/v3/__https://patchwork.kernel.org/project/linux-mediatek/patch/20231212121957.19231-2-shawn.sung@mediatek.com/__;!!CTRNKA9wMg0ARbw!lYGWfjjIBlxJvwBXWyxHTyc2vew5YagqT_qJZrYONTH20h95qxC3PH9V91vjplYU3S0ayseyHpxRQFSqkO4_0ac$ > > [4] v2 Add CMDQ driver support for mt8188 > - > https://urldefense.com/v3/__https://patchwork.kernel.org/project/linux-mediatek/list/?series=810302__;!!CTRNKA9wMg0ARbw!lYGWfjjIBlxJvwBXWyxHTyc2vew5YagqT_qJZrYONTH20h95qxC3PH9V91vjplYU3S0ayseyHpxRQFSqcXdKnXU$ > > [5] Add mediatek,gce-events definition to mediatek,gce-mailbox > bindings > - > https://urldefense.com/v3/__https://patchwork.kernel.org/project/linux-mediatek/list/?series=810938__;!!CTRNKA9wMg0ARbw!lYGWfjjIBlxJvwBXWyxHTyc2vew5YagqT_qJZrYONTH20h95qxC3PH9V91vjplYU3S0ayseyHpxRQFSqqGM08aE$ > > [6] v3 Add CMDQ secure driver for SVP > - > https://urldefense.com/v3/__https://patchwork.kernel.org/project/linux-mediatek/list/?series=812379__;!!CTRNKA9wMg0ARbw!lYGWfjjIBlxJvwBXWyxHTyc2vew5YagqT_qJZrYONTH20h95qxC3PH9V91vjplYU3S0ayseyHpxRQFSq_YXTH9A$ > > --- > Change in v3: > 1. fix kerneldoc problems > 2. fix typo in title and commit message > 3. adjust naming for secure variable > 4. add the missing part for is_suecure plane implementation > 5. use BIT_ULL macro to replace bit shifting > 6. move modification of ovl_adaptor part to the correct patch > 7. add TODO list in commit message > 8. add commit message for using share memory to store execute count > > Change in v2: > > 1. remove the DRIVER_RDNDER flag for mtk_drm_ioctl > 2. move cmdq_insert_backup_cookie into client driver > 3. move secure gce node define from mt8195-cherry.dtsi to mt8195.dtsi > --- > CK Hu (1): > drm/mediatek: Add interface to allocate MediaTek GEM buffer. > > Jason-JH.Lin (10): > drm/mediatek/uapi: Add DRM_MTK_GEM_CREATE_ENCRYPTED flag > drm/mediatek: Add secure buffer control flow to mtk_drm_gem > drm/mediatek: Add secure identify flag and funcution to > mtk_drm_plane > drm/mediatek: Add mtk_ddp_sec_write to config secure buffer info > drm/mediatek: Add get_sec_port interface to mtk_ddp_comp > drm/mediatek: Add secure layer config support for ovl > drm/mediatek: Add secure layer config support for ovl_adaptor > drm/mediatek: Add secure flow support to mediatek-drm > drm/mediatek: Add cmdq_insert_backup_cookie before secure pkt > finalize > arm64: dts: mt8195: Add secure mbox settings for vdosys > > arch/arm64/boot/dts/mediatek/mt8195.dtsi | 6 +- > drivers/gpu/drm/mediatek/mtk_disp_drv.h | 3 + > drivers/gpu/drm/mediatek/mtk_disp_ovl.c | 31 +- > .../gpu/drm/mediatek/mtk_disp_ovl_adaptor.c | 15 + > drivers/gpu/drm/mediatek/mtk_drm_crtc.c | 274 > +++++++++++++++++- > drivers/gpu/drm/mediatek/mtk_drm_crtc.h | 1 + > drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.c | 30 ++ > drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.h | 14 + > drivers/gpu/drm/mediatek/mtk_drm_drv.c | 13 + > drivers/gpu/drm/mediatek/mtk_drm_gem.c | 122 ++++++++ > drivers/gpu/drm/mediatek/mtk_drm_gem.h | 16 + > drivers/gpu/drm/mediatek/mtk_drm_plane.c | 26 ++ > drivers/gpu/drm/mediatek/mtk_drm_plane.h | 2 + > drivers/gpu/drm/mediatek/mtk_mdp_rdma.c | 11 +- > drivers/gpu/drm/mediatek/mtk_mdp_rdma.h | 2 + > include/uapi/drm/mediatek_drm.h | 59 ++++ > 16 files changed, 607 insertions(+), 18 deletions(-) > create mode 100644 include/uapi/drm/mediatek_drm.h > _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel