From: ben.dooks@codethink.co.uk (Ben Dooks)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH 1/4] ARM: kprobes: fix instruction fetch order with <asm/opcodes.h>
Date: Wed, 31 Jul 2013 20:43:07 +0100 [thread overview]
Message-ID: <51F968CB.8060605@codethink.co.uk> (raw)
In-Reply-To: <1375084901.3521.3.camel@linaro1.home>
On 29/07/13 09:01, Jon Medhurst (Tixy) wrote:
> On Thu, 2013-07-25 at 22:08 +0100, Ben Dooks wrote:
>> If we are running BE8, the data and instruction endian-ness do not
>> match, so use<asm/opcodes.h> to correctly translate memory accesses
>> into ARM instructions.
>>
>> Signed-off-by: Ben Dooks<ben.dooks@codethink.co.uk>y
>> ---
>> arch/arm/kernel/kprobes-common.c | 14 ++++++++------
>> arch/arm/kernel/kprobes.c | 9 +++++----
>> 2 files changed, 13 insertions(+), 10 deletions(-)
>>
>> diff --git a/arch/arm/kernel/kprobes-common.c b/arch/arm/kernel/kprobes-common.c
>> index 18a7628..c0b202e 100644
>> --- a/arch/arm/kernel/kprobes-common.c
>> +++ b/arch/arm/kernel/kprobes-common.c
>> @@ -14,6 +14,7 @@
>> #include<linux/kernel.h>
>> #include<linux/kprobes.h>
>> #include<asm/system_info.h>
>> +#include<asm/opcodes.h>
>>
>> #include "kprobes.h"
>>
>> @@ -305,7 +306,8 @@ kprobe_decode_ldmstm(kprobe_opcode_t insn, struct arch_specific_insn *asi)
>>
>> if (handler) {
>> /* We can emulate the instruction in (possibly) modified form */
>> - asi->insn[0] = (insn& 0xfff00000) | (rn<< 16) | reglist;
>> + asi->insn[0] = __opcode_to_mem_arm((insn& 0xfff00000) |
>> + (rn<< 16) | reglist);
>> asi->insn_handler = handler;
>> return INSN_GOOD;
>> }
>> @@ -338,9 +340,9 @@ prepare_emulated_insn(kprobe_opcode_t insn, struct arch_specific_insn *asi,
>> thumb_insn[2] = 0x4770; /* Thumb bx lr */
>
> The line above and the one before it not in this diff also need fixing
> by changing to __opcode_to_mem_thumb16(0x4770).
IIRC, these are then fixed by the set_emulated instruction, which is
also why the insn return is not swapped.
>> return insn;
>> }
>> - asi->insn[1] = 0xe12fff1e; /* ARM bx lr */
>> + asi->insn[1] = __opcode_to_mem_arm(0xe12fff1e); /* ARM bx lr */
>> #else
>> - asi->insn[1] = 0xe1a0f00e; /* mov pc, lr */
>> + asi->insn[1] = __opcode_to_mem_arm(0xe1a0f00e); /* mov pc, lr */
>> #endif
>> /* Make an ARM instruction unconditional */
>> if (insn< 0xe0000000)
>> @@ -360,12 +362,12 @@ set_emulated_insn(kprobe_opcode_t insn, struct arch_specific_insn *asi,
>> if (thumb) {
>> u16 *ip = (u16 *)asi->insn;
>> if (is_wide_instruction(insn))
>> - *ip++ = insn>> 16;
>> - *ip++ = insn;
>> + *ip++ = ___asm_opcode_to_mem_thumb16(insn>> 16);
>> + *ip++ = ___asm_opcode_to_mem_thumb16(insn);
>
>
> Should these two ___asm_opcode_thumb32_compose() not be
> __opcode_thumb32_compose() ?
I decided to leave this as is.
>> return;
>> }
>> #endif
>> - asi->insn[0] = insn;
>> + asi->insn[0] = __opcode_to_mem_arm(insn);
>> }
>>
>> /*
>> diff --git a/arch/arm/kernel/kprobes.c b/arch/arm/kernel/kprobes.c
>> index 170e9f3..3775af1 100644
>> --- a/arch/arm/kernel/kprobes.c
>> +++ b/arch/arm/kernel/kprobes.c
>> @@ -26,6 +26,7 @@
>> #include<linux/stop_machine.h>
>> #include<linux/stringify.h>
>> #include<asm/traps.h>
>> +#include<asm/opcodes.h>
>> #include<asm/cacheflush.h>
>>
>> #include "kprobes.h"
>> @@ -62,10 +63,10 @@ int __kprobes arch_prepare_kprobe(struct kprobe *p)
>> #ifdef CONFIG_THUMB2_KERNEL
>> thumb = true;
>> addr&= ~1; /* Bit 0 would normally be set to indicate Thumb code */
>> - insn = ((u16 *)addr)[0];
>> + insn = __mem_to_opcode_thumb16(((u16 *)addr)[0]);
>> if (is_wide_instruction(insn)) {
>> - insn<<= 16;
>> - insn |= ((u16 *)addr)[1];
>> + u16 inst2 = __mem_to_opcode_thumb16(((u16 *)addr)[1]);
>> + insn = ___asm_opcode_thumb32_compose(insn, inst2);
>
> Again, __opcode_thumb32_compose instead of
> ___asm_opcode_thumb32_compose
>
>> decode_insn = thumb32_kprobe_decode_insn;
>> } else
>> decode_insn = thumb16_kprobe_decode_insn;
>> @@ -73,7 +74,7 @@ int __kprobes arch_prepare_kprobe(struct kprobe *p)
>> thumb = false;
>> if (addr& 0x3)
>> return -EINVAL;
>> - insn = *p->addr;
>> + insn = __mem_to_opcode_arm(*p->addr);
>> decode_insn = arm_kprobe_decode_insn;
>> #endif
>>
>
--
Ben Dooks http://www.codethink.co.uk/
Senior Engineer Codethink - Providing Genius
next prev parent reply other threads:[~2013-07-31 19:43 UTC|newest]
Thread overview: 15+ messages / expand[flat|nested] mbox.gz Atom feed top
2013-07-25 21:08 fyi - kprobes testing patches Ben Dooks
2013-07-25 21:08 ` [PATCH 1/4] ARM: kprobes: fix instruction fetch order with <asm/opcodes.h> Ben Dooks
2013-07-29 8:01 ` Jon Medhurst (Tixy)
2013-07-31 19:43 ` Ben Dooks [this message]
2013-08-02 13:57 ` Dave Martin
2013-08-02 13:58 ` Ben Dooks
2013-08-02 14:03 ` Dave Martin
2013-07-25 21:08 ` [PATCH 2/4] ARM: kprobes, change arm test to .instr Ben Dooks
2013-07-25 21:08 ` [PATCH 3/4] ARM: kprobes-test: use <asm/opcodes.h> Ben Dooks
2013-07-29 8:07 ` Jon Medhurst (Tixy)
2013-07-31 19:38 ` Ben Dooks
2013-07-25 21:08 ` [PATCH 4/4] ARM: kprobes-test: move to using a pointer to the title text Ben Dooks
2013-07-26 14:02 ` Dave Martin
2013-07-26 14:08 ` Ben Dooks
2013-07-26 10:52 ` fyi - kprobes testing patches Ben Dooks
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=51F968CB.8060605@codethink.co.uk \
--to=ben.dooks@codethink.co.uk \
--cc=linux-arm-kernel@lists.infradead.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).