From: Fabrice Gasnier <fabrice.gasnier@foss.st.com>
To: <jic23@kernel.org>, <wbg@kernel.org>
Cc: <alexandre.torgue@foss.st.com>, <lee@kernel.org>,
<robh@kernel.org>, <krzk+dt@kernel.org>, <conor+dt@kernel.org>,
<catalin.marinas@arm.com>, <will@kernel.org>,
<devicetree@vger.kernel.org>,
<linux-stm32@st-md-mailman.stormreply.com>,
<linux-arm-kernel@lists.infradead.org>,
<linux-kernel@vger.kernel.org>, <linux-iio@vger.kernel.org>,
<linux-pwm@vger.kernel.org>, <olivier.moysan@foss.st.com>,
<ukleinek@kernel.org>
Subject: Re: [PATCH v3 3/8] counter: stm32-timer-cnt: add support for stm32mp25
Date: Wed, 14 May 2025 11:30:14 +0200 [thread overview]
Message-ID: <5268ec60-ae2e-425e-a4af-a55cb0c3a1f9@foss.st.com> (raw)
In-Reply-To: <20250110091922.980627-4-fabrice.gasnier@foss.st.com>
On 1/10/25 10:19, Fabrice Gasnier wrote:
> Add support for STM32MP25 SoC. There are new counter modes that may be
> implemented in later. Still, use newly introduced compatible to handle
> this new HW variant and avoid being blocked with existing compatible
> in SoC dtsi file. Modes supported currently still remains compatible.
> New timer 20 has encoder capability, add it to the list.
>
> Acked-by: William Breathitt Gray <wbg@kernel.org>
> Signed-off-by: Fabrice Gasnier <fabrice.gasnier@foss.st.com>
> ---
> drivers/counter/stm32-timer-cnt.c | 7 +++++--
> 1 file changed, 5 insertions(+), 2 deletions(-)
Hi,
The first patches of this series have been merged.
I'm not sure who shall pick this one ? (I think there's no dependency).
Or do I need to resend it separately ?
Please advise,
BR,
Fabrice
>
> diff --git a/drivers/counter/stm32-timer-cnt.c b/drivers/counter/stm32-timer-cnt.c
> index e75b69476a00..3d3384cbea87 100644
> --- a/drivers/counter/stm32-timer-cnt.c
> +++ b/drivers/counter/stm32-timer-cnt.c
> @@ -669,12 +669,14 @@ static void stm32_timer_cnt_detect_channels(struct device *dev,
> dev_dbg(dev, "has %d cc channels\n", priv->nchannels);
> }
>
> -/* encoder supported on TIM1 TIM2 TIM3 TIM4 TIM5 TIM8 */
> -#define STM32_TIM_ENCODER_SUPPORTED (BIT(0) | BIT(1) | BIT(2) | BIT(3) | BIT(4) | BIT(7))
> +/* encoder supported on TIM1 TIM2 TIM3 TIM4 TIM5 TIM8 TIM20 */
> +#define STM32_TIM_ENCODER_SUPPORTED (BIT(0) | BIT(1) | BIT(2) | BIT(3) | BIT(4) | BIT(7) | \
> + BIT(19))
>
> static const char * const stm32_timer_trigger_compat[] = {
> "st,stm32-timer-trigger",
> "st,stm32h7-timer-trigger",
> + "st,stm32mp25-timer-trigger",
> };
>
> static int stm32_timer_cnt_probe_encoder(struct device *dev,
> @@ -846,6 +848,7 @@ static SIMPLE_DEV_PM_OPS(stm32_timer_cnt_pm_ops, stm32_timer_cnt_suspend,
>
> static const struct of_device_id stm32_timer_cnt_of_match[] = {
> { .compatible = "st,stm32-timer-counter", },
> + { .compatible = "st,stm32mp25-timer-counter", },
> {},
> };
> MODULE_DEVICE_TABLE(of, stm32_timer_cnt_of_match);
next prev parent reply other threads:[~2025-05-14 12:18 UTC|newest]
Thread overview: 18+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-01-10 9:19 [PATCH v3 0/8] Add STM32MP25 timers support: MFD, PWM, IIO and counter drivers Fabrice Gasnier
2025-01-10 9:19 ` [PATCH v3 1/8] dt-bindings: mfd: stm32-timers: add support for stm32mp25 Fabrice Gasnier
2025-01-10 9:19 ` [PATCH v3 2/8] " Fabrice Gasnier
2025-01-10 9:19 ` [PATCH v3 3/8] counter: stm32-timer-cnt: " Fabrice Gasnier
2025-05-14 9:30 ` Fabrice Gasnier [this message]
2025-05-15 0:16 ` William Breathitt Gray
2025-05-15 0:21 ` (subset) " William Breathitt Gray
2025-01-10 9:19 ` [PATCH v3 4/8] pwm: stm32: " Fabrice Gasnier
2025-05-14 9:30 ` Fabrice Gasnier
2025-05-15 9:24 ` Uwe Kleine-König
2025-06-13 13:44 ` Fabrice Gasnier
2025-06-16 15:44 ` Uwe Kleine-König
2025-01-10 9:19 ` [PATCH v3 5/8] arm64: defconfig: enable STM32 timers drivers Fabrice Gasnier
2025-01-10 9:19 ` [PATCH v3 6/8] arm64: dts: st: add timer nodes on stm32mp251 Fabrice Gasnier
2025-01-10 9:19 ` [PATCH v3 7/8] arm64: dts: st: add timer pins for stm32mp257f-ev1 Fabrice Gasnier
2025-01-10 9:19 ` [PATCH v3 8/8] arm64: dts: st: add timer nodes on stm32mp257f-ev1 Fabrice Gasnier
2025-02-10 16:44 ` (subset) [PATCH v3 0/8] Add STM32MP25 timers support: MFD, PWM, IIO and counter drivers Lee Jones
2025-07-04 9:10 ` Alexandre TORGUE
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=5268ec60-ae2e-425e-a4af-a55cb0c3a1f9@foss.st.com \
--to=fabrice.gasnier@foss.st.com \
--cc=alexandre.torgue@foss.st.com \
--cc=catalin.marinas@arm.com \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=jic23@kernel.org \
--cc=krzk+dt@kernel.org \
--cc=lee@kernel.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-iio@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pwm@vger.kernel.org \
--cc=linux-stm32@st-md-mailman.stormreply.com \
--cc=olivier.moysan@foss.st.com \
--cc=robh@kernel.org \
--cc=ukleinek@kernel.org \
--cc=wbg@kernel.org \
--cc=will@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).