From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id B4D92CD1284 for ; Thu, 11 Apr 2024 12:03:25 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:In-Reply-To:References:Cc:To:From: Subject:MIME-Version:Date:Message-ID:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=ye65fwvVuup0F0R3KTECSjOt1fhgC6mwWcqRMTkDBmc=; b=YLPFPQb1+GzRfW awFFYXfrwbtkwQokEXnsReBevO/7civT/Q0JIzvfAxy1XrSqsq3C5Q4IrGYA20i0kVgmrqXXvqXQW UrBIXfvAZMdnRSSeyg+qC4jpaxnpXH1jA/4MXB0wU6JeI7/fAdu+zp8cOsN5yHvn33+vvUGUv0QDW 7nchaanJkyGr7onqM7qLbwx/vVD8inNrThQMJj0eMKRPq03HBzRc4Jkx7fE/vXLEUovriqbhADnAv iU0uQhSQDPZHg5ROD9jaHhhIO5GCz1/lPoYLTvOjSgicBDOAfRybq89NsCJ1G9R0Lqb+QLCblv+9y /TeStS1zUZqSpngI8cNg==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.97.1 #2 (Red Hat Linux)) id 1rut92-0000000Br9H-1mR1; Thu, 11 Apr 2024 12:03:08 +0000 Received: from mgamail.intel.com ([198.175.65.20]) by bombadil.infradead.org with esmtps (Exim 4.97.1 #2 (Red Hat Linux)) id 1rut8z-0000000Br7R-1Rvs for linux-arm-kernel@lists.infradead.org; Thu, 11 Apr 2024 12:03:06 +0000 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1712836986; x=1744372986; h=message-id:date:mime-version:subject:from:to:cc: references:in-reply-to:content-transfer-encoding; bh=w/vOEbMmfPknPax0PCVBUtjsTjwIaGY1cFmOJIdMJig=; b=hUba47RxwnKIotL//vqJXMR1hnXt0Xu4HDUF7m0mF5AaQ7ulvmAmQpw2 NyPG6NPXGI9iyJdkAdDx2gQI62DL3MsiVQM9KBS7ZX23qJH7xJh9K/mgn rcCDhVuZURXxJvPOXRfrZ6x3Nl3INOyqICOC3NlBff+KEc4X6MbvtEaOx kww+SM4n66fuvlFhQdhoOtcoagq4o9JpF6ZjgV8FT7CAPRMJqQxCSLyQW N99IKD5nJzXHMlQ/erZqi00zqyWcC4EJ06qMjV4bMg2yuQDHwEj5y+Clv oo206Y39EryiTlW8Q7NIqD2AuXTBpYMMI9C7DyIa6xWwTaZlbYQgXMlmD g==; X-CSE-ConnectionGUID: fs6isvubSeCY8Lic35kdIQ== X-CSE-MsgGUID: +M/Qj0x4S0ykILpYrSbACA== X-IronPort-AV: E=McAfee;i="6600,9927,11039"; a="8093764" X-IronPort-AV: E=Sophos;i="6.07,193,1708416000"; d="scan'208";a="8093764" Received: from fmviesa008.fm.intel.com ([10.60.135.148]) by orvoesa112.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 11 Apr 2024 05:03:02 -0700 X-CSE-ConnectionGUID: rI/AsT8zTZuYByDVI7n3KQ== X-CSE-MsgGUID: +C8GXXHYTSa0xyIVMWtoog== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.07,193,1708416000"; d="scan'208";a="20954700" Received: from ahunter6-mobl1.ger.corp.intel.com (HELO [10.0.2.15]) ([10.251.215.66]) by fmviesa008-auth.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 11 Apr 2024 05:02:56 -0700 Message-ID: <52f3abd2-4f75-4147-bc7b-c98960d9494b@intel.com> Date: Thu, 11 Apr 2024 15:02:52 +0300 MIME-Version: 1.0 User-Agent: Mozilla Thunderbird Subject: Re: [PATCH V5 00/12] perf/core: Add ability for an event to "pause" or "resume" AUX area tracing From: Adrian Hunter To: Peter Zijlstra Cc: Ingo Molnar , Mark Rutland , Alexander Shishkin , Heiko Carstens , Thomas Richter , Hendrik Brueckner , Suzuki K Poulose , Mike Leach , James Clark , coresight@lists.linaro.org, linux-arm-kernel@lists.infradead.org, Yicong Yang , Jonathan Cameron , Will Deacon , Arnaldo Carvalho de Melo , Jiri Olsa , Namhyung Kim , Ian Rogers , Andi Kleen , linux-kernel@vger.kernel.org, linux-perf-users@vger.kernel.org References: <20240208113127.22216-1-adrian.hunter@intel.com> Content-Language: en-US Organization: Intel Finland Oy, Registered Address: PL 281, 00181 Helsinki, Business Identity Code: 0357606 - 4, Domiciled in Helsinki In-Reply-To: <20240208113127.22216-1-adrian.hunter@intel.com> X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20240411_050305_502958_83F56481 X-CRM114-Status: GOOD ( 20.41 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org On 8/02/24 13:31, Adrian Hunter wrote: > Hi > > Hardware traces, such as instruction traces, can produce a vast amount of > trace data, so being able to reduce tracing to more specific circumstances > can be useful. > > The ability to pause or resume tracing when another event happens, can do > that. > > These patches add such a facilty and show how it would work for Intel > Processor Trace. > > Maintainers of other AUX area tracing implementations are requested to > consider if this is something they might employ and then whether or not > the ABI would work for them. Note, thank you to James Clark (ARM) for > evaluating the API for Coresight. Suzuki K Poulose (ARM) also responded > positively to the RFC. > > Changes to perf tools are now (since V4) fleshed out. > > > Changes in V5: > > perf/core: Add aux_pause, aux_resume, aux_start_paused > Added James' Ack > > perf/x86/intel: Do not enable large PEBS for events with aux actions or aux sampling > New patch > > perf tools > Added Ian's Ack > > Changes in V4: > > perf/core: Add aux_pause, aux_resume, aux_start_paused > Rename aux_output_cfg -> aux_action > Reorder aux_action bits from: > aux_pause, aux_resume, aux_start_paused > to: > aux_start_paused, aux_pause, aux_resume > Fix aux_action bits __u64 -> __u32 > > coresight: Have a stab at support for pause / resume > Dropped > > perf tools > All new patches > > Changes in RFC V3: > > coresight: Have a stab at support for pause / resume > 'mode' -> 'flags' so it at least compiles > > Changes in RFC V2: > > Use ->stop() / ->start() instead of ->pause_resume() > Move aux_start_paused bit into aux_output_cfg > Tighten up when Intel PT pause / resume is allowed > Add an example of how it might work for CoreSight Any more comments? _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel