* [Question] How can we support outer shareable on ARM64?
@ 2015-03-02 8:02 leizhen
2015-03-02 10:44 ` Catalin Marinas
0 siblings, 1 reply; 3+ messages in thread
From: leizhen @ 2015-03-02 8:02 UTC (permalink / raw)
To: linux-arm-kernel
Hi,
Now, both cacheable memory shareability attribute and barrier are fixed to inner shareable. But
I afraid some hardware need outer shareable. If hardware support both inner and outer, do we need
to optimize?
for example(the code for now):
#define PTE_SHARED (_AT(pteval_t, 3) << 8) /* SH[1:0], inner shareable */
#define smp_mb() dmb(ish)
How can we support both inner and outer shareable, or selectable?
Thanks
Zhen Lei
^ permalink raw reply [flat|nested] 3+ messages in thread
* [Question] How can we support outer shareable on ARM64?
2015-03-02 8:02 [Question] How can we support outer shareable on ARM64? leizhen
@ 2015-03-02 10:44 ` Catalin Marinas
2015-03-03 2:32 ` leizhen
0 siblings, 1 reply; 3+ messages in thread
From: Catalin Marinas @ 2015-03-02 10:44 UTC (permalink / raw)
To: linux-arm-kernel
On Mon, Mar 02, 2015 at 04:02:12PM +0800, leizhen wrote:
> Now, both cacheable memory shareability attribute and barrier are
> fixed to inner shareable.
That's correct for memory attributes. As for barriers, the mb()
generates full system DSB.
> But I afraid some hardware need outer shareable.
Why? All processors or devices controlled by an operating system are
expected to be in the same inner shareable domain (see shareable memory
in B2.8.1 in the ARMv8 ARM).
--
Catalin
^ permalink raw reply [flat|nested] 3+ messages in thread
* [Question] How can we support outer shareable on ARM64?
2015-03-02 10:44 ` Catalin Marinas
@ 2015-03-03 2:32 ` leizhen
0 siblings, 0 replies; 3+ messages in thread
From: leizhen @ 2015-03-03 2:32 UTC (permalink / raw)
To: linux-arm-kernel
On 2015/3/2 18:44, Catalin Marinas wrote:
> On Mon, Mar 02, 2015 at 04:02:12PM +0800, leizhen wrote:
>> Now, both cacheable memory shareability attribute and barrier are
>> fixed to inner shareable.
>
> That's correct for memory attributes. As for barriers, the mb()
> generates full system DSB.
OK.
>
>> But I afraid some hardware need outer shareable.
>
> Why? All processors or devices controlled by an operating system are
> expected to be in the same inner shareable domain (see shareable memory
> in B2.8.1 in the ARMv8 ARM).
>
OK. Thank you for help. I saw that sentence:
This architecture assumes that all PEs that use the same operating system or hypervisor are in the same Inner
Shareable shareability domain.
^ permalink raw reply [flat|nested] 3+ messages in thread
end of thread, other threads:[~2015-03-03 2:32 UTC | newest]
Thread overview: 3+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2015-03-02 8:02 [Question] How can we support outer shareable on ARM64? leizhen
2015-03-02 10:44 ` Catalin Marinas
2015-03-03 2:32 ` leizhen
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).