* [PATCH v1 1/2] dt: atmel-usart: document new I/O data register width property [not found] <1438261591-13130-1-git-send-email-andriy.shevchenko@linux.intel.com> @ 2015-07-30 13:36 ` Nicolas Ferre 2015-07-30 13:54 ` Andy Shevchenko 0 siblings, 1 reply; 2+ messages in thread From: Nicolas Ferre @ 2015-07-30 13:36 UTC (permalink / raw) To: linux-arm-kernel Le 30/07/2015 15:06, Andy Shevchenko a ?crit : > This change documents a new property for the Atmel serial device, allowing an > implementer to specify either four bytes or one byte access to the controller > data register. > > This supports a change that unbreaks this driver on ATNGW100 board. > > Signed-off-by: Andy Shevchenko <andriy.shevchenko@linux.intel.com> > --- > Documentation/devicetree/bindings/serial/atmel-usart.txt | 2 ++ > 1 file changed, 2 insertions(+) > > diff --git a/Documentation/devicetree/bindings/serial/atmel-usart.txt b/Documentation/devicetree/bindings/serial/atmel-usart.txt > index e6e6142..a8c290a7 100644 > --- a/Documentation/devicetree/bindings/serial/atmel-usart.txt > +++ b/Documentation/devicetree/bindings/serial/atmel-usart.txt > @@ -6,6 +6,8 @@ Required properties: > additional mode or an USART new feature. > For the dbgu UART, use "atmel,<chip>-dbgu", "atmel,<chip>-usart" > - reg: Should contain registers location and length > +- reg-io-width: The I/O register width (in bytes) implemented by > + this device. Supported values are 1 or 4 (the default). Well, sorry but no. The proper way to implement this is to cling to certain compatible strings. But I'm pretty sure that this issue shall not be fixed like this. But I think that Cyrille is about to propose another version. Let's wait for his code... Bye, > - interrupts: Should contain interrupt > - clock-names: tuple listing input clock names. > Required elements: "usart" > -- Nicolas Ferre ^ permalink raw reply [flat|nested] 2+ messages in thread
* [PATCH v1 1/2] dt: atmel-usart: document new I/O data register width property 2015-07-30 13:36 ` [PATCH v1 1/2] dt: atmel-usart: document new I/O data register width property Nicolas Ferre @ 2015-07-30 13:54 ` Andy Shevchenko 0 siblings, 0 replies; 2+ messages in thread From: Andy Shevchenko @ 2015-07-30 13:54 UTC (permalink / raw) To: linux-arm-kernel On Thu, 2015-07-30 at 15:36 +0200, Nicolas Ferre wrote: > Le 30/07/2015 15:06, Andy Shevchenko a ?crit : > > This change documents a new property for the Atmel serial device, > > allowing an > > implementer to specify either four bytes or one byte access to the > > controller > > data register. > > > > This supports a change that unbreaks this driver on ATNGW100 board. > > > > Signed-off-by: Andy Shevchenko <andriy.shevchenko@linux.intel.com> > > --- > > Documentation/devicetree/bindings/serial/atmel-usart.txt | 2 ++ > > 1 file changed, 2 insertions(+) > > > > diff --git a/Documentation/devicetree/bindings/serial/atmel > > -usart.txt b/Documentation/devicetree/bindings/serial/atmel > > -usart.txt > > index e6e6142..a8c290a7 100644 > > --- a/Documentation/devicetree/bindings/serial/atmel-usart.txt > > +++ b/Documentation/devicetree/bindings/serial/atmel-usart.txt > > @@ -6,6 +6,8 @@ Required properties: > > additional mode or an USART new feature. > > For the dbgu UART, use "atmel,<chip>-dbgu", "atmel,<chip>-usart" > > - reg: Should contain registers location and length > > +- reg-io-width: The I/O register width (in bytes) implemented by > > + this device. Supported values are 1 or 4 (the default). > > Well, sorry but no. > The proper way to implement this is to cling to certain compatible > strings. But I'm pretty sure that this issue shall not be fixed like > this. > > But I think that Cyrille is about to propose another version. Let's > wait > for his code... Good, because I have really no time for this. As I said earlier I can test whatever you propose. I'm not going to imp rove my approach. Sorry. > > Bye, > > > > - interrupts: Should contain interrupt > > - clock-names: tuple listing input clock names. > > Required elements: "usart" > > > > -- Andy Shevchenko <andriy.shevchenko@linux.intel.com> Intel Finland Oy ^ permalink raw reply [flat|nested] 2+ messages in thread
end of thread, other threads:[~2015-07-30 13:54 UTC | newest]
Thread overview: 2+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
[not found] <1438261591-13130-1-git-send-email-andriy.shevchenko@linux.intel.com>
2015-07-30 13:36 ` [PATCH v1 1/2] dt: atmel-usart: document new I/O data register width property Nicolas Ferre
2015-07-30 13:54 ` Andy Shevchenko
This is a public inbox, see mirroring instructions for how to clone and mirror all data and code used for this inbox; as well as URLs for NNTP newsgroup(s).