From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 6C371C10F1A for ; Sun, 28 Apr 2024 16:21:53 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-ID:Date:Subject:Cc:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=0MTDGR4y4WRZ1CJkZK4WBc3s/fBU6SCi+2wIXkwjPB0=; b=RelQ/ZpfwXkJkl +c3ewVCez9FkHTGReL9Xjzw/tQGVMVPflgjWtIuQznHbBPEee51vl2TXQ2PHGcegZxL9xba/nXofj whslNFixm1HikwUydnjQyQIvWaK1jknT0ADarTx0KcrFyjJFKZEt/0dveb4NAWng5mRqNbx1knZ28 i6msioOQgfM0z/w2im+K2BJc7vam0ubkiEXHo+Qo4rXKFnbdgU27k4oA9trwTOBTQYRu7GM2ZtFgI 20pW8OIAEHCYy351zvoSVHIZ8E+SKQC0lJ5wHDq77t4aRCg/rKx9wDcbfX5l3a6xf9xvmxziGEwUW CR5GuVpePVztIcUw9lDw==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.97.1 #2 (Red Hat Linux)) id 1s17HX-00000000Hty-0DDv; Sun, 28 Apr 2024 16:21:39 +0000 Received: from mail-wr1-x430.google.com ([2a00:1450:4864:20::430]) by bombadil.infradead.org with esmtps (Exim 4.97.1 #2 (Red Hat Linux)) id 1s17HU-00000000Ht9-3ntR for linux-arm-kernel@lists.infradead.org; Sun, 28 Apr 2024 16:21:38 +0000 Received: by mail-wr1-x430.google.com with SMTP id ffacd0b85a97d-34d0c053bf0so152897f8f.0 for ; Sun, 28 Apr 2024 09:21:31 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1714321290; x=1714926090; darn=lists.infradead.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=cDuTZksCbCwlQLX9V0u6jvPFt7dyage8pVEZZal0zuw=; b=jBgGx9bVNMMheevc7SvAdHNyyPq8nqP26FVyHGsshdbB6XYwi+lzijg/rlaBPjgaNT 3Kg555Fml9qIsoI/ppo812XgAYwWbdd/kp28FzZbSiDTOLS8Tjcx9UtufhpfqqrsWAW5 JT1TojQvy+LTe6VoEAR+iSJy/2CGD05Fylj2KcQQ3RaXavbqjYpZwJ8kdw314RO+bjNt rujr+YXYIi7SUbMfNxbwcdcjT2sgS9NdE7e/ZasFr+5Gqrmdr6povhUSXeVp7qs9d9tp MyX4XjK5WDvZ3WGCzocU/e3I6B8AANp9iWgLzLwIH4jAC8p1kzzhPlgtFsTC3xzx74L4 Ak7w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1714321290; x=1714926090; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=cDuTZksCbCwlQLX9V0u6jvPFt7dyage8pVEZZal0zuw=; b=udmkxHAmrUbUyLFya+nSKIRtSzcfjLXZ/g5hpyIhZscGDqs0oAqWHXEe2rsEEZ0OIW tk1zMTqabIR0eXF1NyNsjFYDxzMdCZl7gQBVtHoFdnhy5zaBvxIQ3W/4mB02prAABOwH bJXmk+Z4IuHJj2G4nVDU+YHL6iwDetCW/Ln3T5GEUWZDIZlA2gJWJz7ynklgYz6BGlQy HvF5GJpOdcGnGQDUR6TOM9qX5bLe8/jXRMX+qckOJpUIKrD29YYrsqRKbuIHEaVIn3FC DfWO95BkSYIfSVZ2L1a6SV5B1E2DOFEOy3wFETLO+iFdVVt9VSdc7ARZA9Z5zhui1ClU yLiQ== X-Forwarded-Encrypted: i=1; AJvYcCXJ83pOGMO4bWkZypbiyFhx0ggXs01kplSdM+tPH5fvNgRx6RM8hxuIOCBiP9UvrlB9H/mqNqhc6h0oiT1yKxf0AcADktbavD+q0gc7jBRUO3JnVFo= X-Gm-Message-State: AOJu0Yyzr124SDka9Ja9I6shMkdeQb5r4/YFCIBiexC1LzgEts4iaFsT eMsaLFDLLFKWr2+ydubCQDeZ7BeFD0q5t6QnGVUnymUsMKVKy5NB X-Google-Smtp-Source: AGHT+IGjYdwpUTlA0OuBWcAiywyJEAlMt6d4FSbR+ySGWGSkG9AUUGI+nRHZpFfGhpFk4jtkfWjdOg== X-Received: by 2002:a5d:6c6a:0:b0:34d:b45:9b33 with SMTP id r10-20020a5d6c6a000000b0034d0b459b33mr778495wrz.52.1714321289740; Sun, 28 Apr 2024 09:21:29 -0700 (PDT) Received: from jernej-laptop.localnet (86-58-6-171.dynamic.telemach.net. [86.58.6.171]) by smtp.gmail.com with ESMTPSA id s7-20020a5d5107000000b0034c61e211a5sm6351271wrt.63.2024.04.28.09.21.28 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 28 Apr 2024 09:21:29 -0700 (PDT) From: Jernej =?utf-8?B?xaBrcmFiZWM=?= To: linux-sunxi@lists.linux.dev, Dragan Simic Cc: wens@csie.org, samuel@sholland.org, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, linux-kernel@vger.kernel.org Subject: Re: [PATCH] arm64: dts: allwinner: Add cache information to the SoC dtsi for H6 Date: Sun, 28 Apr 2024 18:21:28 +0200 Message-ID: <5773383.DvuYhMxLoT@jernej-laptop> In-Reply-To: <49abb93000078c692c48c0a65ff677893909361a.1714304071.git.dsimic@manjaro.org> References: <6a772756c2c677dbdaaab4a2c71a358d8e4b27e9.1714304058.git.dsimic@manjaro.org> <49abb93000078c692c48c0a65ff677893909361a.1714304071.git.dsimic@manjaro.org> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20240428_092136_988634_7C74C116 X-CRM114-Status: GOOD ( 14.01 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Dne nedelja, 28. april 2024 ob 13:40:36 GMT +2 je Dragan Simic napisal(a): > Add missing cache information to the Allwinner H6 SoC dtsi, to allow > the userspace, which includes lscpu(1) that uses the virtual files provided > by the kernel under the /sys/devices/system/cpu directory, to display the > proper H6 cache information. > > Adding the cache information to the H6 SoC dtsi also makes the following > warning message in the kernel log go away: > > cacheinfo: Unable to detect cache hierarchy for CPU 0 > > The cache parameters for the H6 dtsi were obtained and partially derived > by hand from the cache size and layout specifications found in the following > datasheets and technical reference manuals: > > - Allwinner H6 V200 datasheet, version 1.1 > - ARM Cortex-A53 revision r0p3 TRM, version E > > For future reference, here's a brief summary of the documentation: > > - All caches employ the 64-byte cache line length > - Each Cortex-A53 core has 32 KB of L1 2-way, set-associative instruction > cache and 32 KB of L1 4-way, set-associative data cache > - The entire SoC has 512 KB of unified L2 16-way, set-associative cache > > Signed-off-by: Dragan Simic Reviewed-by: Jernej Skrabec Best regards, Jernej _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel