* [GIT PULL v2] STi SoC changes for v4.8
@ 2016-07-07 7:16 Patrice Chotard
2016-07-07 13:23 ` Arnd Bergmann
0 siblings, 1 reply; 3+ messages in thread
From: Patrice Chotard @ 2016-07-07 7:16 UTC (permalink / raw)
To: linux-arm-kernel
The following changes since commit 4c2e07c6a29e0129e975727b9f57eede813eea85:
Linux 4.7-rc5 (2016-06-26 17:52:03 -0700)
are available in the git repository at:
git://git.kernel.org/pub/scm/linux/kernel/git/pchotard/sti.git
tags/sti-soc-for-v4.8
for you to fetch changes up to 55aa35180c57d82f3db23e5aabce97acb0d36681:
ARM: sti: Implement dummy L2 cache's write_sec (2016-07-01 16:23:44
+0200)
----------------------------------------------------------------
Highlights:
-----------
- Add a dummy L2 cache's write_sec callback as in non secure mode execution,
we can't get access to L2 cache secure registers
- Cosmetics change, in case of dump_stack, update the hardware name with a
more generic for the STi SoCs family
----------------------------------------------------------------
Patrice Chotard (1):
ARM: sti: Implement dummy L2 cache's write_sec
Peter Griffin (1):
ARM: STi: Update machine _namestr to be more generic.
arch/arm/mach-sti/board-dt.c | 11 ++++++++++-
1 file changed, 10 insertions(+), 1 deletion(-)
^ permalink raw reply [flat|nested] 3+ messages in thread
* [GIT PULL v2] STi SoC changes for v4.8
2016-07-07 7:16 [GIT PULL v2] STi SoC changes for v4.8 Patrice Chotard
@ 2016-07-07 13:23 ` Arnd Bergmann
2016-07-11 7:38 ` Patrice Chotard
0 siblings, 1 reply; 3+ messages in thread
From: Arnd Bergmann @ 2016-07-07 13:23 UTC (permalink / raw)
To: linux-arm-kernel
On Thursday, July 7, 2016 9:16:05 AM CEST Patrice Chotard wrote:
> Highlights:
> -----------
> - Add a dummy L2 cache's write_sec callback as in non secure mode execution,
> we can't get access to L2 cache secure registers
> - Cosmetics change, in case of dump_stack, update the hardware name with a
> more generic for the STi SoCs family
>
This is also based on -rc5, please send a third version rebased to -rc3 or
earlier.
Arnd
^ permalink raw reply [flat|nested] 3+ messages in thread
* [GIT PULL v2] STi SoC changes for v4.8
2016-07-07 13:23 ` Arnd Bergmann
@ 2016-07-11 7:38 ` Patrice Chotard
0 siblings, 0 replies; 3+ messages in thread
From: Patrice Chotard @ 2016-07-11 7:38 UTC (permalink / raw)
To: linux-arm-kernel
On 07/07/2016 03:23 PM, Arnd Bergmann wrote:
> On Thursday, July 7, 2016 9:16:05 AM CEST Patrice Chotard wrote:
>> Highlights:
>> -----------
>> - Add a dummy L2 cache's write_sec callback as in non secure mode execution,
>> we can't get access to L2 cache secure registers
>> - Cosmetics change, in case of dump_stack, update the hardware name with a
>> more generic for the STi SoCs family
>>
> This is also based on -rc5, please send a third version rebased to -rc3 or
> earlier.
Hi Arnd
V3 will be send shortly
Thanks
Patrice
>
> Arnd
^ permalink raw reply [flat|nested] 3+ messages in thread
end of thread, other threads:[~2016-07-11 7:38 UTC | newest]
Thread overview: 3+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2016-07-07 7:16 [GIT PULL v2] STi SoC changes for v4.8 Patrice Chotard
2016-07-07 13:23 ` Arnd Bergmann
2016-07-11 7:38 ` Patrice Chotard
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).