From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-7.0 required=3.0 tests=DKIMWL_WL_HIGH,DKIM_SIGNED, DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH,MAILING_LIST_MULTI, SIGNED_OFF_BY,SPF_PASS,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 95E4FC43381 for ; Fri, 1 Mar 2019 10:23:14 +0000 (UTC) Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 5FA1D2087E for ; Fri, 1 Mar 2019 10:23:14 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="emhyQCeu"; dkim=fail reason="signature verification failed" (2048-bit key) header.d=infradead.org header.i=@infradead.org header.b="E80oqSMB"; dkim=fail reason="signature verification failed" (1024-bit key) header.d=microchiptechnology.onmicrosoft.com header.i=@microchiptechnology.onmicrosoft.com header.b="j7gbK3RW" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 5FA1D2087E Authentication-Results: mail.kernel.org; dmarc=none (p=none dis=none) header.from=microchip.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+infradead-linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20170209; h=Sender: Content-Transfer-Encoding:Content-Type:Cc:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:Content-ID:In-Reply-To: References:Message-ID:Date:Subject:To:From:Reply-To:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=3n0/mVh8CXdmaEK3Drw2bFMB89vEDJ3riHoieWBD9Gg=; b=emhyQCeu/bXbVE pdV8ZCx7RppAuYAUbNg9pLvo+7boKV5AxNodASt/ZOavVHdjZ9aSV/bUMD5nROWFQRg6jDdLXICnx UkzvTofhlPz2qYH2ChYhVHPY1/yQayeOeU91ybBc5pOjw6ue1tXP6FAS7S0z5UxinNDS1irRR4xh0 9Hwak0URGXmbP0ndrjoJOxYkqkOXPAAZdRshlpd2g+rJyeuzsGCTV2yHIvLNSOEgvHmebMnMekYZN FSlp1e8rn29ySC1rt06Ctb+hakZcjdOdVq8eX0cyHG0ZuD9279aSSz2QHxUIM2NDVBMtaOZninvnW vFcUWp7M91/R/6aYgZuA==; Received: from localhost ([127.0.0.1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.90_1 #2 (Red Hat Linux)) id 1gzfJx-0002NS-Pv; Fri, 01 Mar 2019 10:23:13 +0000 Received: from casper.infradead.org ([2001:8b0:10b:1236::1]) by bombadil.infradead.org with esmtps (Exim 4.90_1 #2 (Red Hat Linux)) id 1gzfJv-0002Fc-Ei for linux-arm-kernel@bombadil.infradead.org; Fri, 01 Mar 2019 10:23:11 +0000 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=infradead.org; s=casper.20170209; h=MIME-Version:Content-Transfer-Encoding: Content-ID:Content-Type:In-Reply-To:References:Message-ID:Date:Subject:CC:To: From:Sender:Reply-To:Content-Description:Resent-Date:Resent-From: Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Id:List-Help: List-Unsubscribe:List-Subscribe:List-Post:List-Owner:List-Archive; bh=kzyWAt8hJFDVsF1G8kLlGD+P9LGD7axwSuXbJRlZTGQ=; b=E80oqSMBzzTzQAOPNo9zHDnjM6 PWYDRPjxAnZtgRLejQe9iLhkv3yr6jjySnVLIMSSG88vQsJg4Fnrcc1dO1/SQl45SLCHAbBDmCXLW shtcehWpIUA75QO7RGFBlZK2h7TgK7+UnG91kHqLZ7ZXafDU8mR5s/AcX0756HdwIilb+0PzBJmNd IhOW9ylH/v4z2TCXJAAFaRuszBST6CGTL+QNwFgLFMBqiPjqJd/fymxdcZIT5PaCiNgLezHY1e4na Xwcwmq0MZJEcUbnr8dmlvCUN+rXGLeNSqnev3lzPHLRQwZCFrX9PB/bEZi9OENn6Pq9D11G/44oD8 Vjf+emQA==; Received: from esa6.microchip.iphmx.com ([216.71.154.253]) by casper.infradead.org with esmtps (Exim 4.90_1 #2 (Red Hat Linux)) id 1gzf4h-0002eg-Jw for linux-arm-kernel@lists.infradead.org; Fri, 01 Mar 2019 10:07:30 +0000 X-IronPort-AV: E=Sophos;i="5.58,427,1544511600"; d="scan'208";a="24655399" Received: from smtpout.microchip.com (HELO email.microchip.com) ([198.175.253.82]) by esa6.microchip.iphmx.com with ESMTP/TLS/DHE-RSA-AES256-SHA; 01 Mar 2019 03:07:22 -0700 Received: from NAM01-BY2-obe.outbound.protection.outlook.com (10.10.215.89) by email.microchip.com (10.10.76.107) with Microsoft SMTP Server (TLS) id 14.3.352.0; Fri, 1 Mar 2019 03:07:22 -0700 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=microchiptechnology.onmicrosoft.com; s=selector1-microchiptechnology-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=kzyWAt8hJFDVsF1G8kLlGD+P9LGD7axwSuXbJRlZTGQ=; b=j7gbK3RW+K6T+rvjuQHWY/bzC/0Pu2jXES4EzElDDEsxbMOKXnm54979cic39yzIeUfs0UAL66j2eGPhw76F5w3HL2QvLPo4wM+5MlbxNQNVTExQXAUJB8RoXfl/WnY1nZjsNjKmLh7OkY0YsMddoCG2VB63/nWEm6ikwvpUvU4= Received: from MWHPR11MB1549.namprd11.prod.outlook.com (10.172.54.17) by MWHPR11MB1309.namprd11.prod.outlook.com (10.169.237.140) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.1665.15; Fri, 1 Mar 2019 10:07:20 +0000 Received: from MWHPR11MB1549.namprd11.prod.outlook.com ([fe80::54fe:95ed:b0cf:55a6]) by MWHPR11MB1549.namprd11.prod.outlook.com ([fe80::54fe:95ed:b0cf:55a6%8]) with mapi id 15.20.1643.022; Fri, 1 Mar 2019 10:07:20 +0000 From: To: Subject: Re: [PATCH 6/7] drm: atmel-hlcdc: enable sys_clk during initalization. Thread-Topic: [PATCH 6/7] drm: atmel-hlcdc: enable sys_clk during initalization. Thread-Index: AQHUzrjwAYRRhdyfPkqrFMqRJO5EaKX1wyWAgADMeYA= Date: Fri, 1 Mar 2019 10:07:20 +0000 Message-ID: <6271a811-9e45-f55c-d53b-b9efe4f13ba4@microchip.com> References: <1551284609-14594-1-git-send-email-claudiu.beznea@microchip.com> <1551284609-14594-7-git-send-email-claudiu.beznea@microchip.com> <20190228215519.GE30188@ravnborg.org> In-Reply-To: <20190228215519.GE30188@ravnborg.org> Accept-Language: en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: x-clientproxiedby: VI1PR08CA0181.eurprd08.prod.outlook.com (2603:10a6:800:d2::11) To MWHPR11MB1549.namprd11.prod.outlook.com (2603:10b6:301:c::17) authentication-results: spf=none (sender IP is ) smtp.mailfrom=Claudiu.Beznea@microchip.com; x-ms-exchange-messagesentrepresentingtype: 1 x-tagtoolbar-keys: D20190301120709022 x-originating-ip: [94.177.32.154] x-ms-publictraffictype: Email x-ms-office365-filtering-correlation-id: e6d01d58-0742-44d3-92ef-08d69e2db0f5 x-microsoft-antispam: BCL:0; PCL:0; RULEID:(2390118)(7020095)(4652040)(8989299)(4534185)(4627221)(201703031133081)(201702281549075)(8990200)(5600127)(711020)(4605104)(2017052603328)(7153060)(7193020); SRVR:MWHPR11MB1309; x-ms-traffictypediagnostic: MWHPR11MB1309: x-ms-exchange-purlcount: 1 x-microsoft-exchange-diagnostics: =?utf-8?B?MTtNV0hQUjExTUIxMzA5OzIzOjFWODFiOVo5LzdIcm8xVWhKMHlsSFNhVFN6?= =?utf-8?B?ejNLcENFaHlKSWRWaUdudFJCM0o3cFdhc0luODVIekpVK0RCdnU1Mjl6cnl4?= =?utf-8?B?VnBOTVhOU0ZtYnAxNkNnWGdiY1o5RmVCT1hWMHRETjNUMDFRUjJQdGhVQmsr?= =?utf-8?B?Q2ZBTmRDYVBTckRHVDF4YXYxdDB4SzFROVVrWWY4aEZudS9qVEdmNXQ3RWp4?= =?utf-8?B?di9BajB0V3ZEcm9QNkJrNDRNMTRrYjY0Zk5YT0tlZmp0STJ3UjQrQUxWaFdz?= =?utf-8?B?ZmdCLzNTR3htNU9HdmQ1K3d2V0JxVW9Td3JlYk5hRFNCVStJYXVsQU04Q3pq?= =?utf-8?B?TmVObEtUK2JheGZwR29ZS0tUM3lqT3NzT211VmFMQlNXUWJOTXFDSkV6RnNp?= =?utf-8?B?dEtsa0dkVGlLdXM0YXJVbFgwTS9mbXNsWW9WczA2WTJEa3FIbzk5bDdBM3N4?= =?utf-8?B?VnN1SG10b0s5OVBCSUNwYjl5WG9XMzFHdlMwYU00K2R3ODI1MnRRaDVTMi96?= =?utf-8?B?VnU0ZjhnQnIvQUQ5V1pHaVVsUk1LbXFsTWlEU241bS8wMnVqUE96emR6bzdr?= =?utf-8?B?TUI3V3lhU0Q1cHU4SUQrOEowU0FRSWRiNFlZc2czb1gxK1FMUjJITm9xVjZV?= =?utf-8?B?SnpUdDBtSXptdk56T05oZDRReHpxRWxJMXQyMVBsbm5LQWkvS0FKdE43eVlv?= =?utf-8?B?VWRrMDAwbWs5UG53VHl5K3ErMGs5ajY2SzMyVkc2ZjdnUGNmNEFRNWZHNkVn?= =?utf-8?B?Vm0zakNDZXJJcVpZSmRRdFlMRlpvQlFZK0FTbEVJbDR5aXVNQVF3d01DM1pa?= =?utf-8?B?S2RZK2xTZXRWd0ZZOHViNTZnbmUrYlFWVDljRllLYjE3eHpIVmw0N09NQUwx?= =?utf-8?B?aHB0N0szQ2g4MXNCanpRbHJEZmVtclFNYmtVdnVvNnZ6R0hWbEgreVNOdjJ5?= =?utf-8?B?a0I1bVNISmZWWTYzUmxpOTM1MDBCTzNnUXNrWWJ4SGhNOVRaT3JUYWhhMUEx?= =?utf-8?B?OWp3RDREWEpsMVBXbCtPQWFHRVdtTEdFTlhTUDZCQndTaVk1ZWVraWo2b0wy?= =?utf-8?B?VDlVaVJHZENPS0hzWlR6eHduWEd4WUNtbWpkcC96LzQ4OU9uMmtKM0phNTUy?= =?utf-8?B?SnRzVndZN3FORUtDMG9CdXI5VDlJQXA3MlExVTNoaytIZ1kxNzZEN1I4YkUv?= =?utf-8?B?YnJBYW9CVEJUSE5sY1JKOFo2MWJHZzh0enBFWjdvWnY3YzNrVFlJMWFscHlO?= =?utf-8?B?UVROY2xqamMrWlI5amN5UVE0TDI2SXpzMnM5eng2Z0cwTjdzc0o3Si96Mlgz?= =?utf-8?B?UFpCSmlDWTBTNUROTlZ2T1N0d1F2cjE3WnhWWDlwUHNLeHNmTHE4UjVMSjho?= =?utf-8?B?SFdYcFpEdWpZWjB1aGRhT0pBWmxxUnRtZ3ZpTzZoeW9DdGxHeDhsb2Q5MUR5?= =?utf-8?B?ZGJralFrOVl0bUh4eW1oREdqRlRmU0dNRnc0b3lnb1NoM0JhSEFsa3RXUnBZ?= =?utf-8?B?MzlHbEF3S2VIOVdITGZxWmZqL29oYlJNS2JzZStGOFZhTWhpK3BrbmFQcHAx?= =?utf-8?B?c3pkTGlXWXlUNkxNWS9QQWRQaklnTGhETUU4d0F0bEd2bjhVVWk5VnV4UmR1?= =?utf-8?B?UElESGtDTFVoeHQxcldMMUQwQmZIWUNCTUE2dGRaRkY1WEZZWFlkdFlISndq?= =?utf-8?B?MWE4MlhkS3czSUh5anpqekpsUlhkcml4VjYzTXcrdCt2QStLVThjNHVpUlp6?= =?utf-8?B?cmJyRUFwcVkvcFdBeVJmUXdmQmtqc1JnQmRtRHRFdlp1SE0zVGlkcEUyWW42?= =?utf-8?B?bGJaOVZwUzk2eTl3YXBYc0VFQjVNWE83VkQyT2FqT2p5OVE9PQ==?= x-microsoft-antispam-prvs: x-forefront-prvs: 09634B1196 x-forefront-antispam-report: SFV:NSPM; SFS:(10009020)(396003)(376002)(346002)(136003)(366004)(39860400002)(199004)(189003)(11346002)(6116002)(2616005)(14454004)(6916009)(229853002)(54906003)(8936002)(305945005)(478600001)(66066001)(316002)(446003)(7736002)(68736007)(6486002)(105586002)(106356001)(81166006)(81156014)(6436002)(8676002)(99286004)(72206003)(76176011)(52116002)(3846002)(476003)(966005)(2906002)(31686004)(36756003)(486006)(53546011)(6506007)(25786009)(386003)(26005)(31696002)(86362001)(6512007)(186003)(71190400001)(71200400001)(6306002)(53936002)(14444005)(256004)(7416002)(102836004)(5660300002)(6246003)(97736004)(4326008); DIR:OUT; SFP:1101; SCL:1; SRVR:MWHPR11MB1309; H:MWHPR11MB1549.namprd11.prod.outlook.com; FPR:; SPF:None; LANG:en; PTR:InfoNoRecords; A:1; MX:1; received-spf: None (protection.outlook.com: microchip.com does not designate permitted sender hosts) x-ms-exchange-senderadcheck: 1 x-microsoft-antispam-message-info: Qom8r/QU4dhOw0ffc5cH/1bT8M7SUngaQlMEql3eT7JlfN6yaHJYIKgBzdh67lbss6Bf/Fejt381pUPl3oSATlw58TXcWDt2zpogclu6A5T2VDQWzJaJ1fuDV8E7Q6lVN2ikIA1PLwFA6fhY2cfIX5znfjM/sYaS7hQmwc7anG00Pnlv6arwg5ilujDy4zbrRcxF3+fiwmBFYc83tZBQdsJ/K83w2/Ls+64QGJe2veH9ZBYkkIRNmYI4mwxCBsQfYri3r1MsIujL4kVqgkIBkLAXJ4ye7DZDAmDb4Dt0BG1zvvnIFfccmAf4ZCmTZRB35lEGdFqeyQXcCmd/nUwPOpMVzv5kTRd7a5VKzjPqqDpinZ5gUm23kAFoYpjz6nTu2cripHW/ZFr6bmILKIKtBiq2JAHoA0lWlDPFia2XwTw= Content-ID: MIME-Version: 1.0 X-MS-Exchange-CrossTenant-Network-Message-Id: e6d01d58-0742-44d3-92ef-08d69e2db0f5 X-MS-Exchange-CrossTenant-originalarrivaltime: 01 Mar 2019 10:07:15.4356 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-id: 3f4057f3-b418-4d4e-ba84-d55b4e897d88 X-MS-Exchange-Transport-CrossTenantHeadersStamped: MWHPR11MB1309 X-OriginatorOrg: microchip.com X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20190301_100728_025205_CD2A78B2 X-CRM114-Status: GOOD ( 31.93 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: mark.rutland@arm.com, devicetree@vger.kernel.org, alexandre.belloni@bootlin.com, bbrezillon@kernel.org, airlied@linux.ie, linux-pwm@vger.kernel.org, linux-kernel@vger.kernel.org, Ludovic.Desroches@microchip.com, robh+dt@kernel.org, thierry.reding@gmail.com, dri-devel@lists.freedesktop.org, daniel@ffwll.ch, Sandeep.Sheriker@microchip.com, lee.jones@linaro.org, linux-arm-kernel@lists.infradead.org Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+infradead-linux-arm-kernel=archiver.kernel.org@lists.infradead.org On 28.02.2019 23:55, Sam Ravnborg wrote: > Hi Claudiu > > On Wed, Feb 27, 2019 at 04:24:40PM +0000, Claudiu.Beznea@microchip.com wrote: >> From: Sandeep Sheriker Mallikarjun >> >> For SAM9X60 SoC, sys_clk is through lcd_gclk clock source and this >> needs to be enabled before enabling lcd_clk. > > We have "ownership" of the clocks in the mfd device. > So it would make more sense to let the mfd device handle > the base clocks. > In other words - what about pushing enable of perigh_clk and sys_clk to > the mfd driver. I think this could be achieved, but how is better? To have individual drivers (in this care I would say, child drivers, like e.g. this lcd driver) taking decisions on their own for their resources (even if shared) or to have parents taking decisions for them? Just asking. > > This may have the nice side-effect that we avoid > that both the drm driver and the pwm driver enable/disable the periph_clk > as it is today. > > Another comment - fixed_clksrc is used to determine if sys_clk is enabled. > But that flag is about the clksource selection, and it is just a coincidence > that the same flag can be used here. Yes, agree on this, I took advantage of fixed_clksrc to also enable the sys_clk based on fixed_clksrc to avoid introducing another member in struct atmel_hlcdc_dc_desc. At this moment this is valid only for SAM9X60 and I was thinking that in case some other scenario will appear I will do the appropriate changes. > Why we cannot always enable sys_clk? Do we need to do this only > for sam9x60? Only SAM9X60 requires this explicitly at probe. > IF yes, then add a new falg. If no, then skip the flag. > > Sam > > >> >> Signed-off-by: Sandeep Sheriker Mallikarjun >> [claudiu.beznea@microchip.com: add fixed_clksrc checks] >> Signed-off-by: Claudiu Beznea >> --- >> drivers/gpu/drm/atmel-hlcdc/atmel_hlcdc_dc.c | 19 ++++++++++++++++++- >> 1 file changed, 18 insertions(+), 1 deletion(-) >> >> diff --git a/drivers/gpu/drm/atmel-hlcdc/atmel_hlcdc_dc.c b/drivers/gpu/drm/atmel-hlcdc/atmel_hlcdc_dc.c >> index 0be13eceedba..8bf51f853721 100644 >> --- a/drivers/gpu/drm/atmel-hlcdc/atmel_hlcdc_dc.c >> +++ b/drivers/gpu/drm/atmel-hlcdc/atmel_hlcdc_dc.c >> @@ -625,10 +625,18 @@ static int atmel_hlcdc_dc_load(struct drm_device *dev) >> dc->hlcdc = dev_get_drvdata(dev->dev->parent); >> dev->dev_private = dc; >> >> + if (dc->desc->fixed_clksrc) { >> + ret = clk_prepare_enable(dc->hlcdc->sys_clk); >> + if (ret) { >> + dev_err(dev->dev, "failed to enable sys_clk\n"); >> + goto err_destroy_wq; >> + } >> + } >> + >> ret = clk_prepare_enable(dc->hlcdc->periph_clk); >> if (ret) { >> dev_err(dev->dev, "failed to enable periph_clk\n"); >> - goto err_destroy_wq; >> + goto err_sys_clk_disable; >> } >> >> pm_runtime_enable(dev->dev); >> @@ -664,6 +672,9 @@ static int atmel_hlcdc_dc_load(struct drm_device *dev) >> err_periph_clk_disable: >> pm_runtime_disable(dev->dev); >> clk_disable_unprepare(dc->hlcdc->periph_clk); >> +err_sys_clk_disable: >> + if (dc->desc->fixed_clksrc) >> + clk_disable_unprepare(dc->hlcdc->sys_clk); >> >> err_destroy_wq: >> destroy_workqueue(dc->wq); >> @@ -688,6 +699,8 @@ static void atmel_hlcdc_dc_unload(struct drm_device *dev) >> >> pm_runtime_disable(dev->dev); >> clk_disable_unprepare(dc->hlcdc->periph_clk); >> + if (dc->desc->fixed_clksrc) >> + clk_disable_unprepare(dc->hlcdc->sys_clk); >> destroy_workqueue(dc->wq); >> } >> >> @@ -805,6 +818,8 @@ static int atmel_hlcdc_dc_drm_suspend(struct device *dev) >> regmap_read(regmap, ATMEL_HLCDC_IMR, &dc->suspend.imr); >> regmap_write(regmap, ATMEL_HLCDC_IDR, dc->suspend.imr); >> clk_disable_unprepare(dc->hlcdc->periph_clk); >> + if (dc->desc->fixed_clksrc) >> + clk_disable_unprepare(dc->hlcdc->sys_clk); >> >> return 0; >> } >> @@ -814,6 +829,8 @@ static int atmel_hlcdc_dc_drm_resume(struct device *dev) >> struct drm_device *drm_dev = dev_get_drvdata(dev); >> struct atmel_hlcdc_dc *dc = drm_dev->dev_private; >> >> + if (dc->desc->fixed_clksrc) >> + clk_prepare_enable(dc->hlcdc->sys_clk); >> clk_prepare_enable(dc->hlcdc->periph_clk); >> regmap_write(dc->hlcdc->regmap, ATMEL_HLCDC_IER, dc->suspend.imr); >> >> -- >> 2.7.4 >> >> _______________________________________________ >> dri-devel mailing list >> dri-devel@lists.freedesktop.org >> https://lists.freedesktop.org/mailman/listinfo/dri-devel > _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel