From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-3.8 required=3.0 tests=DKIMWL_WL_HIGH,DKIM_SIGNED, DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,MAILING_LIST_MULTI,SIGNED_OFF_BY, SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED autolearn=no autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 5AF28C433E0 for ; Fri, 15 May 2020 16:25:44 +0000 (UTC) Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 280F9206D8 for ; Fri, 15 May 2020 16:25:44 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="GZr5K7yI"; dkim=fail reason="signature verification failed" (1024-bit key) header.d=mg.codeaurora.org header.i=@mg.codeaurora.org header.b="UcN1+P3Y" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 280F9206D8 Authentication-Results: mail.kernel.org; dmarc=none (p=none dis=none) header.from=codeaurora.org Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+infradead-linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20170209; h=Sender:Content-Type: Content-Transfer-Encoding:Cc:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:Message-ID:References:In-Reply-To:Subject:To:From: Date:MIME-Version:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=3U6gqYn2zHe2Lx5R8dFsZpKH4b0xYfpAXkvs1JWoYrs=; b=GZr5K7yISNUH7UKKqLkvg4bb/ nDZ7BvEqzn7KGvvuJy8KvQMS98wM7C2MPeb9Vf2+FSMc5RY5uw21eAuXvL6NDBOuPnWoOJ7iGiBYT TRBoI0ABGfnTYZmj49OzTKzKpmFasiDsyJcR7S8W2CKZOW5c3csG878UB3p9x93WeTNIYuPd3JxMu a1WzEr2a+B87kPUy58bIznBypQUVfA+Nv+qdRAW8aVZifPHXhpJiihi5BsDAl5m6sIEVWEKTcyly5 3TxEXk76B4vogxSDW9CoxRRYzjAHDjCrqK3poqqA+njmnlV4d/cG6mP7mBJ+XzKlNFQY3YnIprb5h /oUgpdxbQ==; Received: from localhost ([127.0.0.1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1jZd9b-0006lM-OQ; Fri, 15 May 2020 16:25:43 +0000 Received: from mail27.static.mailgun.info ([104.130.122.27]) by bombadil.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1jZd9S-0006kM-In for linux-arm-kernel@lists.infradead.org; Fri, 15 May 2020 16:25:41 +0000 DKIM-Signature: a=rsa-sha256; v=1; c=relaxed/relaxed; d=mg.codeaurora.org; q=dns/txt; s=smtp; t=1589559937; h=Message-ID: References: In-Reply-To: Subject: Cc: To: From: Date: Content-Transfer-Encoding: Content-Type: MIME-Version: Sender; bh=3snPa8PcNFz7GP9EFRf4ot7oj2RCpdq3CG7XU0T81c0=; b=UcN1+P3YxvvB4G0Yfyuxhq218mLpIdk+uu2vCJYJtoRT5XXPiCbwahIIh2z/9JtfEMiYRwhu 1k1viGMQIM1aBgQwFATmwJgotmVAJQMISuOLr0LnlGPj4YBNKqT0G0tgjxErtofvN3wtcC8n 6xx0C6uvJfFzS6YNKArRxnhEahc= X-Mailgun-Sending-Ip: 104.130.122.27 X-Mailgun-Sid: WyJiYzAxZiIsICJsaW51eC1hcm0ta2VybmVsQGxpc3RzLmluZnJhZGVhZC5vcmciLCAiYmU5ZTRhIl0= Received: from smtp.codeaurora.org (ec2-35-166-182-171.us-west-2.compute.amazonaws.com [35.166.182.171]) by mxa.mailgun.org with ESMTP id 5ebec274.7fae599fb0a0-smtp-out-n05; Fri, 15 May 2020 16:25:24 -0000 (UTC) Received: by smtp.codeaurora.org (Postfix, from userid 1001) id 28626C432C2; Fri, 15 May 2020 16:25:24 +0000 (UTC) Received: from mail.codeaurora.org (localhost.localdomain [127.0.0.1]) (using TLSv1 with cipher ECDHE-RSA-AES256-SHA (256/256 bits)) (No client certificate requested) (Authenticated sender: saiprakash.ranjan) by smtp.codeaurora.org (Postfix) with ESMTPSA id 4D897C433F2; Fri, 15 May 2020 16:25:23 +0000 (UTC) MIME-Version: 1.0 Date: Fri, 15 May 2020 21:55:23 +0530 From: Sai Prakash Ranjan To: Mathieu Poirier Subject: Re: [PATCH] coresight: etm4x: Add support to disable trace unit power up In-Reply-To: <89be7790b7fdd4b0268919e060198926@codeaurora.org> References: <20200514105915.27516-1-saiprakash.ranjan@codeaurora.org> <20200514180055.GA29384@xps15> <2c932d57288508cc72a6ee323cf5595e@codeaurora.org> <20200515155144.GA7085@xps15> <89be7790b7fdd4b0268919e060198926@codeaurora.org> Message-ID: <6cccfa9d18ce86c929da4ec042b4194d@codeaurora.org> X-Sender: saiprakash.ranjan@codeaurora.org User-Agent: Roundcube Webmail/1.3.9 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20200515_092537_561441_4C41CD74 X-CRM114-Status: GOOD ( 26.19 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Suzuki K Poulose , linux-arm-msm , Coresight ML , Linux Kernel Mailing List , Stephen Boyd , Tingwei Zhang , Leo Yan , linux-arm-kernel , Mike Leach Content-Transfer-Encoding: 7bit Content-Type: text/plain; charset="us-ascii"; Format="flowed" Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+infradead-linux-arm-kernel=archiver.kernel.org@lists.infradead.org On 2020-05-15 21:28, Sai Prakash Ranjan wrote: > Hi Mathieu, > > On 2020-05-15 21:21, Mathieu Poirier wrote: >> On Fri, May 15, 2020 at 08:37:13PM +0530, Sai Prakash Ranjan wrote: >>> Hi Mathieu, >>> >>> On 2020-05-15 20:22, Mathieu Poirier wrote: >>> > On Thu, 14 May 2020 at 12:39, Sai Prakash Ranjan >>> > wrote: >>> > > >>> > > Hi Mathieu, >>> > > >>> > > On 2020-05-14 23:30, Mathieu Poirier wrote: >>> > > > Good morning Sai, >>> > > > >>> > > > On Thu, May 14, 2020 at 04:29:15PM +0530, Sai Prakash Ranjan wrote: >>> > > >> From: Tingwei Zhang >>> > > >> >>> > > >> On some Qualcomm Technologies Inc. SoCs like SC7180, there >>> > > >> exists a hardware errata where the APSS (Application Processor >>> > > >> SubSystem)/CPU watchdog counter is stopped when ETM register >>> > > >> TRCPDCR.PU=1. >>> > > > >>> > > > Fun stuff... >>> > > > >>> > > >>> > > Yes :) >>> > > >>> > > >> Since the ETMs share the same power domain as >>> > > >> that of respective CPU cores, they are powered on when the >>> > > >> CPU core is powered on. So we can disable powering up of the >>> > > >> trace unit after checking for this errata via new property >>> > > >> called "qcom,tupwr-disable". >>> > > >> >>> > > >> Signed-off-by: Tingwei Zhang >>> > > >> Co-developed-by: Sai Prakash Ranjan >>> > > >> Signed-off-by: Sai Prakash Ranjan >>> > > > >>> > > > Co-developed-by: Sai Prakash Ranjan >>> > > > Signed-off-by: Tingwei Zhang >>> > > > >>> > > >>> > > Tingwei is the author, so if I understand correctly, his signed-off-by >>> > > should appear first, am I wrong? >>> > >>> > It's a gray area and depends on who's code is more prevalent in the >>> > patch. If Tingwei wrote the most of the code then his name is in the >>> > "from:" section, yours as co-developer and he signs off on it (as I >>> > suggested). If you did most of the work then it is the opposite. >>> > Adding a Co-developed and a signed-off with the same name doesn't make >>> > sense. >>> > >>> >>> I did check the documentation for submitting patches: >>> Documentation/process/submitting-patches.rst. And it clearly states >>> that "Co-developed-by must be followed by Signed-off by the co-author >>> and the last Signed-off-by: must always be that of the developer >>> submitting the patch". >>> >>> Quoting below from the doc: >>> >>> Co-developed-by: ...Since >>> Co-developed-by: denotes authorship, every Co-developed-by: must be >>> immediately >>> followed by a Signed-off-by: of the associated co-author. Standard >>> sign-off >>> procedure applies, i.e. the ordering of Signed-off-by: tags should >>> reflect >>> the >>> chronological history of the patch insofar as possible, regardless of >>> whether >>> the author is attributed via From: or Co-developed-by:. Notably, the >>> last >>> Signed-off-by: must always be that of the developer submitting the >>> patch. >> >> Ah yes, glad to see that got clarified. You can ignore my >> recommendation on >> that snippet. >> >>> >>> > > >>> > > >> --- >>> > > >> .../devicetree/bindings/arm/coresight.txt | 6 ++++ >>> > > >> drivers/hwtracing/coresight/coresight-etm4x.c | 29 >>> > > >> ++++++++++++------- >>> > > > >>> > > > Please split in two patches. >>> > > > >>> > > >>> > > Sure, I will split the dt-binding into separate patch, checkpatch did >>> > > warn. >>> > >>> > And you still sent me the patch... I usually run checkpatch before >>> > all the submissions I review and flatly ignore patches that return >>> > errors. You got lucky... >>> > >>> >>> I did not mean to ignore it or else I wouldn't have run checkpatch >>> itself. >>> I checked other cases like "arm,scatter-gather" where the binding and >>> the >>> driver change was in a single patch, hence I thought it's not a very >>> strict >>> rule. >> >> The patch has another warning for a line over 80 characters, that >> should have >> been fixed before sending. Putting DT changes in a separate patch is >> always >> better for the DT people. They review tons of patches and making >> their life >> easier is always a good thing. >> > > Ok, I will fix this and resend. I did not want to change it in case if > it affects > readability since most maintainers prefer to ignore this 80 characters > warning if > it affects readability. I will keep this in mind for future patches as > well. > Now fixed all checkpatch warnings and addressed other review comments. Posted v3 - https://lore.kernel.org/patchwork/cover/1242572/ Thanks, Sai -- QUALCOMM INDIA, on behalf of Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum, hosted by The Linux Foundation _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel