From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-12.0 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH, MAILING_LIST_MULTI,NICE_REPLY_A,SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS, URIBL_BLOCKED,USER_AGENT_SANE_1 autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 0BFA2C2D0A8 for ; Tue, 29 Sep 2020 03:07:15 +0000 (UTC) Received: from merlin.infradead.org (merlin.infradead.org [205.233.59.134]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 97288208FE for ; Tue, 29 Sep 2020 03:07:14 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="2rCZoKP8" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 97288208FE Authentication-Results: mail.kernel.org; dmarc=none (p=none dis=none) header.from=huawei.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=merlin.20170209; h=Sender:Content-Transfer-Encoding: Content-Type:Cc:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:In-Reply-To:MIME-Version:Date:Message-ID:From: References:To:Subject:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=MpX0FgZ84BNoMEy/ngYgagZ/UqXUuHIdZp6qGa+W2TQ=; b=2rCZoKP8bcUCkK/h4FZxreMy4 LglSvoNpf6Y5bReJhjZFsTu0TqB51Gc9VYr4rIzgNDK2+S3GwmWzczGmmVV1ndH3JUs4EdLlXoq0O B79P5Czsnaz3lprV0WHYr9iAPlwi0YjGTjskXbg3tjOz5XWWlvLnxeY0aOwNIiNuD72HzzXtmLoyM JcQ6KL8jTJIWaJ2efFwRIRjyiGZNZkDXwsglkWIy4tzX63zQh8g+r4g+OKQLeu8oiFGibX9XqDKWc WxdcUxQXtTOqygcWatI9Z3lY11wxg11GXrxX6WGQwNFQ6m4kmDy0Nkrq3FtIAectuCaGZeu+22k0S QkleFZjYA==; Received: from localhost ([::1] helo=merlin.infradead.org) by merlin.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1kN5xS-0000cR-JU; Tue, 29 Sep 2020 03:05:38 +0000 Received: from szxga06-in.huawei.com ([45.249.212.32] helo=huawei.com) by merlin.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1kN5xP-0000bf-Mk for linux-arm-kernel@lists.infradead.org; Tue, 29 Sep 2020 03:05:37 +0000 Received: from DGGEMS408-HUB.china.huawei.com (unknown [172.30.72.59]) by Forcepoint Email with ESMTP id 4B263599B2FDC8C3DDA8; Tue, 29 Sep 2020 11:05:29 +0800 (CST) Received: from [127.0.0.1] (10.174.177.253) by DGGEMS408-HUB.china.huawei.com (10.3.19.208) with Microsoft SMTP Server id 14.3.487.0; Tue, 29 Sep 2020 11:05:19 +0800 Subject: Re: [PATCH v4 01/20] dt-bindings: arm: hisilicon: split the dt-bindings of each controller into a separate file To: Rob Herring References: <20200928151324.2134-1-thunder.leizhen@huawei.com> <20200928151324.2134-2-thunder.leizhen@huawei.com> <20200928190528.GA3082719@bogus> From: "Leizhen (ThunderTown)" Message-ID: <70ddb558-ba4e-0f33-9bf0-90e21f3e6ec8@huawei.com> Date: Tue, 29 Sep 2020 11:05:18 +0800 User-Agent: Mozilla/5.0 (Windows NT 10.0; WOW64; rv:60.0) Gecko/20100101 Thunderbird/60.7.0 MIME-Version: 1.0 In-Reply-To: <20200928190528.GA3082719@bogus> Content-Language: en-US X-Originating-IP: [10.174.177.253] X-CFilter-Loop: Reflected X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20200928_230536_627280_D4C7074D X-CRM114-Status: GOOD ( 17.64 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: devicetree , Kefeng Wang , linux-kernel , Wei Xu , Libin , Jonathan Cameron , linux-arm-kernel Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org On 2020/9/29 3:05, Rob Herring wrote: > On Mon, Sep 28, 2020 at 11:13:05PM +0800, Zhen Lei wrote: >> Split the devicetree bindings of each Hisilicon controller from >> hisilicon.txt into a separate file, the file name is the compatible name >> attach the .txt file name extension. >> >> All Hi6220 dedicated controllers are grouped into subdirectory "hi3620". >> All HiPxx dedicated controllers are grouped into subdirectory "hipxx" >> >> Signed-off-by: Zhen Lei >> --- >> .../arm/hisilicon/controller/hisilicon,cpuctrl.txt | 8 + >> .../hisilicon/controller/hisilicon,dsa-subctrl.txt | 15 ++ >> .../controller/hisilicon,hi3798cv200-perictrl.txt | 21 ++ >> .../controller/hisilicon,hi6220-aoctrl.txt | 18 ++ >> .../controller/hisilicon,hi6220-mediactrl.txt | 18 ++ >> .../controller/hisilicon,hi6220-pmctrl.txt | 18 ++ >> .../controller/hisilicon,hi6220-sramctrl.txt | 16 ++ >> .../controller/hisilicon,hi6220-sysctrl.txt | 19 ++ >> .../controller/hisilicon,hip01-sysctrl.txt | 19 ++ >> .../controller/hisilicon,hip04-bootwrapper.txt | 9 + >> .../controller/hisilicon,hip04-fabric.txt | 5 + >> .../controller/hisilicon,pcie-sas-subctrl.txt | 15 ++ >> .../arm/hisilicon/controller/hisilicon,pctrl.txt | 13 + >> .../controller/hisilicon,peri-subctrl.txt | 16 ++ >> .../arm/hisilicon/controller/hisilicon,sysctrl.txt | 25 ++ >> .../bindings/arm/hisilicon/hisilicon.txt | 262 --------------------- >> 16 files changed, 235 insertions(+), 262 deletions(-) >> create mode 100644 Documentation/devicetree/bindings/arm/hisilicon/controller/hisilicon,cpuctrl.txt >> create mode 100644 Documentation/devicetree/bindings/arm/hisilicon/controller/hisilicon,dsa-subctrl.txt >> create mode 100644 Documentation/devicetree/bindings/arm/hisilicon/controller/hisilicon,hi3798cv200-perictrl.txt >> create mode 100644 Documentation/devicetree/bindings/arm/hisilicon/controller/hisilicon,hi6220-aoctrl.txt >> create mode 100644 Documentation/devicetree/bindings/arm/hisilicon/controller/hisilicon,hi6220-mediactrl.txt >> create mode 100644 Documentation/devicetree/bindings/arm/hisilicon/controller/hisilicon,hi6220-pmctrl.txt >> create mode 100644 Documentation/devicetree/bindings/arm/hisilicon/controller/hisilicon,hi6220-sramctrl.txt >> create mode 100644 Documentation/devicetree/bindings/arm/hisilicon/controller/hisilicon,hi6220-sysctrl.txt >> create mode 100644 Documentation/devicetree/bindings/arm/hisilicon/controller/hisilicon,hip01-sysctrl.txt >> create mode 100644 Documentation/devicetree/bindings/arm/hisilicon/controller/hisilicon,hip04-bootwrapper.txt >> create mode 100644 Documentation/devicetree/bindings/arm/hisilicon/controller/hisilicon,hip04-fabric.txt >> create mode 100644 Documentation/devicetree/bindings/arm/hisilicon/controller/hisilicon,pcie-sas-subctrl.txt >> create mode 100644 Documentation/devicetree/bindings/arm/hisilicon/controller/hisilicon,pctrl.txt >> create mode 100644 Documentation/devicetree/bindings/arm/hisilicon/controller/hisilicon,peri-subctrl.txt >> create mode 100644 Documentation/devicetree/bindings/arm/hisilicon/controller/hisilicon,sysctrl.txt >> >> diff --git a/Documentation/devicetree/bindings/arm/hisilicon/controller/hisilicon,cpuctrl.txt b/Documentation/devicetree/bindings/arm/hisilicon/controller/hisilicon,cpuctrl.txt >> new file mode 100644 >> index 000000000000000..ceffac537671668 >> --- /dev/null >> +++ b/Documentation/devicetree/bindings/arm/hisilicon/controller/hisilicon,cpuctrl.txt >> @@ -0,0 +1,8 @@ >> +Hisilicon CPU controller >> + >> +Required properties: >> +- compatible : "hisilicon,cpuctrl" >> +- reg : Register address and size >> + >> +The clock registers and power registers of secondary cores are defined >> +in CPU controller, especially in HIX5HD2 SoC. >> diff --git a/Documentation/devicetree/bindings/arm/hisilicon/controller/hisilicon,dsa-subctrl.txt b/Documentation/devicetree/bindings/arm/hisilicon/controller/hisilicon,dsa-subctrl.txt >> new file mode 100644 >> index 000000000000000..4d1c6abf03f6f97 >> --- /dev/null >> +++ b/Documentation/devicetree/bindings/arm/hisilicon/controller/hisilicon,dsa-subctrl.txt >> @@ -0,0 +1,15 @@ >> +Hisilicon HiP05/HiP06 DSA sub system controller >> + >> +Required properties: >> +- compatible : "hisilicon,dsa-subctrl", "syscon"; > > This and others with only 'reg' can just be moved to syscon.yaml. OK, I will do it. > >> +- reg : Register address and size >> + >> +The DSA sub system controller is shared by peripheral controllers in >> +HiP05 or HiP06 Soc to implement some basic configurations. >> + >> +Example: >> + /* for HiP05 dsa sub system */ >> + pcie_sas: system_controller@a0000000 { >> + compatible = "hisilicon,dsa-subctrl", "syscon"; >> + reg = <0xa0000000 0x10000>; >> + }; ... > > . > _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel